High-performance HV-CMOS Sensors VERSITY OF for Future Particle Physics Experiments LIVERPO



Chenfan Zhang*, Gianluigi Casse, Matthew Franks, Jan Hammerich, Nissar Karim, Samuel Powell, Eva Vilella, Joost Vossebeld

University of Liverpool, Department of Physics, *chenfan@Liverpool.ac.uk



Cross section of an HV-CMOS sensor in LFoundry 150 nm process.

HV-CMOS sensors integrate both the silicon sensor and readout ASIC into the same silicon substrate forming a **one-layer structure**, eliminating the need for complex bumpbonding which is required by traditional hybrid silicon sensors (two layers).

Results I-V curve **RD50-MPW1**: • Breakdown voltage $V_{BD} =$ $\rho_{\rm sub} = 1.9 \ \rm k\Omega \cdot \rm cm$ 55 V, which agrees with TCAD simulation. Leakage current was unexpectedly high.

RD50-MPW2:

- Breakdown voltage is increased to higher than 120 V.
- Leakage current is decreased by several orders of magnitude.



Their substrates (often with high resistivity) are biased to **High Voltages** to create a wide depletion region with a strong electric field, which makes fast charge collection by drift and high radiation tolerance possible.

The feasibility of integrating analog and digital readout electronics into the same chip allows the production of fully **monolithic** HV-CMOS sensors.

As a result, the HV-CMOS sensors have the following advantages:

- **Small material budget** (single piece of silicon, $\sim 50 \ \mu m$);
- Low manufacture cost (industry standard process, no need of bump-bonding);
- **High spatial resolution** (not limited by the size of bump bond);
- **Fast charge collection** (by drift due to high electric field);
- High radiation tolerance (high bias voltage and high substrate resistivity increase the depletion depth ($d \propto \sqrt{\rho} \cdot V_{\text{bias}}$), making the sensor tolerant to radiation damages).

Future Experiments

Future particle physics experiments impose unprecedented requirements on detectors.

• The HL-LHC (High-Luminosity LHC) will increase the particle luminosity to the level of 10^{34} cm⁻²s⁻¹, thus creating an extreme radiation environment. Pixel detectors are required to have radiation tolerance higher than $2 \times 10^{16} n_{eq}/cm^2$. The LHCb Upgrade Ib/II has been considering using HV-CMOS sensors as the baseline technology for its new Inner and Middle trackers.

Reverse bias voltage V_{bias} (V) I-V curves of RD50-MPW1/2 pixels.





RD50-MPW2 pixel

Radiation tolerance

RD50-MPW1 pixel

Due to the higher breakdown voltage, the depletion width of RD50-MPW2 can kept at an acceptable level after irradiation of the fluence of $2 \times 10^{15} n_{eq}/cm^2$.





Pixel granularity

The **Mu3e** experiment explores physics beyond the Standard Model by searching for rare decay of $\mu^+ \rightarrow e^+e^+e^-$. That requires pixel detectors to have high rate capability (> 10^9 muon/s), fine spatial resolution ($< 200 \,\mu m$), excellent time resolution (< 20 ns) and low material budget $(1.1 \times 10^{-3} X_0 / \text{layer})$. The first large-scale application of HV-CMOS will be in Mu3e.



Central part of Mu3e experiment.

The **CEPC** (Circular Electron Positron Collider) and future **linear colliders**, which adopt lepton collisions for precision measurements, need pixel detectors with low material budget and high spatial resolution. The HV-CMOS sensors have the potential to satisfy these two requirements.

Objectives

The main objectives of the R&D programmes in the HV-CMOS group at Liverpool are to push the boundaries of HV-CMOS sensors, especially in the following areas:

- **Radiation tolerance** by increasing the sensor breakdown voltage;
- **Spatial resolution** by decreasing the pixel size;
- **Time resolution** by reducing detector capacitance and enhancing readout electronics;
- Hit rate capability by improving data transmission speed.



High-speed readout electronics

Two pixel flavours with fast analog front-ends.

For input charge of 35 ke⁻, the continuous-reset and switched-reset pixels can process within 480 ns and 52 ns respectively.





RD50-MPW3, currently being designed by the RD50 CMOS Working Group has a more sophisticated pixel matrix with optimised digital readout electronics.

A double-column structure is used to share digital signal lines between pixel columns.



Double-column structure of RD50-MPW3.

Several HV-CMOS prototypes have been designed and evaluated by Liverpool and the CERN-RD50 collaboration.



Backside biasing

H35DEMO: an HV-CMOS prototype in AMS 0.35 µm process with backside biasing possibility. Its charge collection profile and depletion width after irradiation are measured using Edge-TCT.



PSD12: The 12th International Conference on Position Sensitive Detectors, 12 – 17 Sep 2021, Birmingham

