


Construction and characterization of the Upgraded Inner Tracking System for the ALICE experiment

137th LHCC Meeting | 27.02.2019 | CERN, Geneva



Ivan Ravasenga, for the ALICE Collaboration
Bogolyubov Institute for Theoretical Physics and CERN

Present ITS



6 layers of silicon detectors

- › Silicon Pixel Detectors (**SPD**)
- › Silicon Drift Detectors (**SDD**)
- › Silicon Strip Detectors (**SSD**)

Geometry

- › Layer radii: $3.9 \div 43$ cm
- › Active area: ~ 6.5 m²
- › Acceptance: $|\eta| < 0.9$

Limits

- › Material budget of 1.1% X_0 per layer
- › Max readout rate of 1 kHz (SDD)
- › Spatial resolution: ~ 120 μ m at $p_T = 500$ MeV/c

- › Target **integrated luminosity** in Pb-Pb at $\sqrt{s_{NN}} = 5.5$ TeV: **10 nb⁻¹**
- › **Physics goal:**
 - Heavy flavour and quarkonia at very low p_T
 - © Thermalization and recombination
 - Vector mesons and low-mass dileptons
 - © Chiral symmetry restoration, virtual thermal photons
 - Light nuclei and hyper-nuclei
 - © Nucleosynthesis, exotics

7 layers of silicon detectors


- › Monolithic Active Pixel Sensors (**MAPS**)
- › Inner Barrel (IB): $\sim 0.3\%$ X_0
- › Outer Barrel (OB): $\sim 1.0\%$ X_0

Geometry


- › Layer radii: $2.2 \div 40$ cm
- › Active area: ~ 10 m²
- › Acceptance: $|\eta| < 1.22$

Commissioning starts in April 2020



Upgraded ITS 2019 - 2020



OB Hybrid Integrated Circuit (HIC): 14 ALPIDE chips




- › Max readout rate Pb-Pb: 50 kHz
- › Factor 3 (5) improvement of the impact parameter resolution at $p_T = 500$ MeV/c along z ($r\phi$)





ALPIDE chip

- › High resistivity p-type epitaxial layer: $1 \div 6$ k Ω cm
- › Small n-well diode (2 μ m diameter), ~ 100 times smaller than pixel \rightarrow Small capacitance ($\sim fF$)
- › Deep PWELL shields NWELL of PMOS transistor
- › Fast data driven encoder for pixel matrix readout: ~ 2 μ s integration time
- › Low power consumption: < 40 mW/cm²
- › Sufficient operational margin even after 10 \times lifetime NIEL dose



HIC to OB Half-Stave


- HIC:** Chips are glued onto a Flexible Printed Circuit (FPC) with 10 μ m precision and connected through wire bonds
 - Half-Stave (HS):** 7 or 4 HICs are glued onto a Cold Plate with ~ 10 μ m
 - Stave:** 2 HSs are glued onto a carbon Space-Frame and a Power Bus is soldered
- › The final metrology reveals an alignment precision of ~ 50 μ m (RMS)




- › Analysis of a sample of **284 HICs**
- › The **noise** is stable around **6 e** from the single-HIC setup to the final Stave

Inner Barrel

IB Hybrid Integrated Circuit (HIC): 9 ALPIDE chips



- HIC:** Chips are glued onto a Flexible Printed Circuit (FPC) with 10 μ m precision and connected through wire bonds
 - Stave:** 1 HIC is glued onto a carbon Space-Frame
- › The final metrology reveals an alignment precision < 40 μ m



Outer Barrel

Half-Layer 4 and 6 completed this month!

