# Construction and characterization of the Upgraded Inner Tracking System for the


ALICE experiment

137th LHCC Meeting | 27.02.2019 | CERN, Geneva



### Ivan Ravasenga, for the ALICE Collaboration Bogolyubov Institute for Theoretical Physics and CERN

### Present ITS



#### 6 layers of silicon detectors

- > Silicon Pixel Detectors (**SPD**)
- ➤ Silicon Drift Detectors (**SDD**)
- > Silicon Strip Detectors (**SSD**)

#### Geometry

- ➤ Layer radii: 3.9 ÷ 43 cm
- ➤ Active area: ~6.5 m<sup>2</sup>
- $\rightarrow$  Acceptance:  $|\eta| < 0.9$

#### Limits

- ▶ Material budget of  $1.1\% X_0$  per layer
- ➤ Max readout rate of 1 kHz (SDD)

Commissioning

starts in April 2020

> Spatial resolution: ~120  $\mu m$  at  $p_T = 500 \text{ MeV}/c$ 

## Upgraded ITS 2019 - 2020


Target **integrated luminosity** in Pb-Pb at  $\sqrt{s_{NN}} = 5.5 \text{ TeV}$ : **10** nb<sup>-1</sup>

- Physics goal:
- Heavy flavour and quarkonia at very low  $p_{\rm T}$ 
  - © Thermalization and recombination
- Vector mesons and low-mass dileptons
  - © Chiral symmetry restoration, virtual thermal photons
- Light nuclei and hyper-nuclei © Nucleosynthesis, exotics

- 7 layers of silicon detectors
- ➤ Monolithic Active Pixel Sensors (MAPS)
- ▶ Inner Barrel (IB):  $\sim 0.3\% X_0$
- ▶ Outer Barrel (OB):  $\sim 1.0\% X_{01}$


#### Geometry

- ➤ Layer radii: 2.2 ÷ 40 cm
- ➤ Active area: ~10 m<sup>2</sup>
- Acceptance:  $|\eta| < 1.22$



Outer Barrel

OB Hybrid Integrated Circuit (HIC): 14 ALPIDE chips



- Max readout rate Pb-Pb: 50 kHz
- > Factor 3 (5) improvement of the impact parameter resolution at  $p_{\rm T}$  = 500 MeV/c along  $z(r\varphi)$
- ALPIDE chip High resistivity p-type epitaxial layer: 1 ÷ 6 kΩcm > Small n-well diode (2  $\mu m$  diameter), ~100 times smaller than pixel → Small

 $10 p_{_{\mathrm{T}}} (\mathrm{GeV}/c)$ 

- capacitance ( $\sim fF$ ) ▶ Deep PWELL shields NWELL of PMOS
- transistor
- > Fast data driven encoder for pixel matrix readout: ~2 μs integration time
- ➤ Low power consumption: <40 mW/cm<sup>2</sup>
- > Sufficient operational margin even after

