A multi-channel multi-data rate eLink receiver circuit for the IpGBT

Dongxu Yang^{2,3}, Szymon Kulis¹⁺, Datao Ghong², Jingbo Ye², Paulo Moreira¹

- 1) CERN, Geneva, Switzerland
- 2) Department of Physics, Southern Methodist University, Dallas, TX , USA
- 3) Department of Modern Physics , University of Science and Technology of China, Hefei, China

+) szymon.kulis@cern.ch



Outline

- Motivation
- eLink receiver
 - Requirements
 - Architecture
 - Implementation
 - Measurement setup
 - Measurement results
- Summary



2

Data transmission in HEP experiments





3

IpGBT ASIC





Front-end communication



Phase relationship between the received data and the internal clock unknown!

- How front-end modules sample downlink data and get the timing reference (not covered in this talk):
 - Use synchronous clock from IpGBT (top)
 - Recover clock from the data stream using CDR circuit (bottom)
- How does IpGBT sample uplink data?



Requirements

- Reliable data transmission (BER<10⁻¹²)
- Multi channel design (28 in IpGBT)
- Data rates: 160 / 320 / 640 / 1280 Mbps
- Low power
- Flexible (to support various use cases)
- Total Ionising Dose: < 200 Mrad
- SEU robust
- Process: 65 nm CMOS
- VDD: 1.2 V +/- 10%
- Temperature: from -20 to 100 ^oC



6

How does IpGBT sample uplink data?

- The IpGBT always provides the clock to the front-end modules and thus "knows" exactly the frequency of the incoming data and therefore a CDR circuit is not needed for each ePort.
- **The phase** of the incoming data (up to 28! channels) **is "unknown"** in relation to the internal sampling clock.

(The phase depends on module implementation, power supply voltage, temperature, \ldots)

- Our approach:
 - Measure the phase offset of each eLink input
 - **Delay** individually each incoming bit stream to phase align it with the internal sampling clock

Data on eLink "a" has be delayed by ~0.5 UI





How to delay data? (Phase aligner)





Delay Line structure



- Delay cell is made of two identical half delay cells
 - Delay of T_{bit}/8 (data rate dependent)
 - Power down feature
 - Output disable feature
- Delay line:

cellEnable[0:29]

- Covers 1.75 × T_{bit}
- 28 delay cells but only 14 outputs are presented to the outside
 - First half (1-14) are used for high data rates (320, 640, 1280 Mbps)
 - Even outputs (2, 4, ..., 28) are used for 160 Mbps





How to detect edges?



How do we select correct phase?

- 1. Examine all the phases and detect where the data edges are in relation to the clock; (next slide)
- 2. Choose the phase that has the edges better centered around the clock;
- 3. Once aligned, the PA can track the data phase wanders that cover virtually a full clock cycle:
 - To allow for this the delay line covers more than one bit period: 1.75 × T_{bit}
 - And, during initialization only phases 4 to 11 are allowed





Modes of operation

- Static phase selection user has to select the proper phase (could be done for systems with controlled environment). Possible to reduce the power consumption by:
 - Disable the delay-line outputs, except the one required
 - Prevent the signal from propagating further though the delay line.
- Automatic phase tracking the state machine constantly monitors the edge transitions and updates the selected phase when necessary
 - Outputs from all delay cells are required
- **Fixed phase with auto startup** combination of static phase selection and automatic phase tracking modes. The FSM looks for the data phase and the phase setting is frozen after the lock is confirmed.



Static mode allows to save up to 30 % of power in the delay line



Deserializer

- ePortRx group produces:
 - 640 Mbps (lpGBT uplink @ 5Gbps): 1x640 / 2x320 / 4x160 Mbps
 - 1280 Mbps (IpGBT uplink @ 10Gbps): 1x1280 / 2x640 / 4x320 Mbps
- Multi rate / multi channel deserializer



Simplified schematic (latches for retiming and clock gating cells are omitted)



Implementation

- Digital on-top implementation
 - Liberty characterization and behavioral model of full custom block
 - TMRG tool (<u>http://cern.ch/tmrg</u>) used to implement Triple Modular Redundancy (TMR) for FSM to protect them against SEUs

IpGBT ASIC photograph



Total size of the block is 800x200µm²





Test setup



Measurement results



- Bit Error Rate measurement (with internal checker) for PRBS7 pattern
- IpGBT configured in static phase selection mode
- Data rate 1.28 Gbps (relatively high input jitter)





Automatic phase selection



- Data rate 320 Mbps
- Selected phase tracks the input data delay
- (Initial) phase always stays between taps 4 and 11



Jitter estimation



- Data rate 1.28 Gbps (generated by Agillent 81133A with additional jitter)
- IpGBT operates in static phase selection mode
- Bathtub curves measured with IpGBT (points) matches very well the bathtub curves measured by DSO925A scope (lines)



Power consumption



- Power consumption includes: eRx differential receiver (not discussed in this talk), phase aligner, deserializer, and phase selection logic
- Larger power consumption for low data rates: longer delay line and higher weight of
 eRx static power
- Power consumption lower in static phase selection mode





Total Ionizing Dose

<section-header>



- XRAY machine at CERN, Geneva
- Dose rate ~3.5Mrad/h
- Temperature: 10°C

Test passes (green) if there are no data transmission errors (in 10⁶ bits) for at least four phase in static phase selection mode

 Data transmission errors observed for TID > 150 Mrad @ 1280 Mpbs



Single Event Effects



- Heavy Ion Facility at UCLouvain, Belgium
- Ions: ³⁶Ar, ⁵³Cr, ⁸⁴Kr, ¹⁰³Rh, ¹²⁴Xe
- Maximum ion rate of 15kHz



- Unable to determine threshold
- No significant dependence on data rate and mode of operation



Summary

- eLink receiver circuit (comprising phase aligner, phase selection logic and deserializer blocks) has been designed and successfully prototyped as part of the IpGBT ASIC
- Measurements showed that the block is fully functional at all data rates
- Errorless operation observed up to 150 Mrad at highest data rate
- SEU cross section of ~ 1x 10⁻⁶ cm⁻² for LET > 10 MeV/(mg/cm²)

