SEU test of 110 nm CMOS UMC technology

D. Calvo

INFM Torino

SEU test of 110 nm CMOS UMC technology

P. De Remigis, M. Fisichella, R. Wheaden (INFN-Torino)
S. Mattiazzo (INFN-Padova and Dip Fisica, Università di Padova)
E. Verroi (INFN-TIFPA)
F. Tommasino (INFN-TIFPA and Dip Fisica Università Trento)
A. Zambanini (ZEA – Electronics Systems, FZ Juelich)

SEU test of 110 nm CMOS UMC technology

Testing board with PASTA

SEU TEST using the CHANNEL CONFIGURATION REGISTERS of PASTA, FIRST PROTOTYPE of the READOUT ELECTRONICS of the SILICON STRIP DETECTOR of PANDA

• PASTA ASIC developed by JLU Giessen, FZ Juelich and INFN Torino
• Chip developed in 110 nm UMC technology
• Challenging requests on power dissipation (= 4mW/ch) and size (4.5 x 3.2 mm²)
• 64 channels, nominal clock frequency of 160 MHz
• ToT measurements, 8 bit (dyn. range) charge resolution
• Radiation tolerant circuits to Single Event Upset (SEU) effects are implemented
• TMR (Triple Modular Redundancy) technique for registers just 1 bit long
• Hamming Encoding for registers longer than 1 bit
• Channel configuration word 42 bits long (13 bits with TMR and 8 registers with Hamming Encoding for a total of 29 bits)

TEST with ION BEAMS @ SIRAD FACILITY in the LABORATORIO NAZIONALE di LEGNARO – INFN (ITALY)

• DAQ based on LABView and VIRTEX 6 FPGA
• Balanced sequence of 1 and 0 is used to configure the channel configuration register of each channel (TMR: 5 bits set to 1, 8 bits to 0; Hamming Encoding: 12 bits set to 1, 17 bits to 0)
• The procedure to detect SEU events foresees:
  – a writing command to configure the ASIC
  – a reading phase till a SEU is detected
  – the SEU event is registered
  – the sequence starts again from a new writing command
• The DAQ program counts the number of times when a bit changes its value and writes it to the output file

TEST with PROTON BEAM @ the EXPERIMENTAL ROOM of INFN-TIFPA in the PROTON-THERAPY CENTRE of TRENTO (ITALY)

• D.U.T. is placed in the vacuum chamber
• Long cables limit clock frequency to 50 MHz
• 7 different type of ions were used to evaluate the SEU cross section of the chip under test (2688 bits for the 64 channels)

Beam current [nA]

<table>
<thead>
<tr>
<th>Beam current [nA]</th>
<th>100</th>
<th>200</th>
<th>300</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proton flux on the chip [p/s]</td>
<td>2.8 · 10⁸</td>
<td>5.5 · 10⁸</td>
<td>7.8 · 10⁸</td>
</tr>
<tr>
<td>(10% of error)</td>
<td>-</td>
<td>50 MHz</td>
<td>50 MHz</td>
</tr>
<tr>
<td>160 MHz</td>
<td>160 MHz</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

COMPARISON of RESULTS obtained with IONS and PROTONS

@ 7.8 · 10⁸ p/s on the chip
• proton test → direct measurement
  2.19 · 10⁻⁶ SEU/µs-bit
• ion test → using evaluated Σ
  2.26 · 10⁻⁶ SEU/µs-bit

SEU cross section in hadronic environment
Σ: 3.6 · 10⁻¹⁶ cm²/bit

Sensitivity volume: 1 x 1 x 1 µm³

(-following the procedure described in ref: M. Huhtinen and F. Faccio, NIMA 450 (2000))

SEU TEST using the CHANNEL CONFIGURATION REGISTERS of PASTA, FIRST PROTOTYPE of the READOUT ELECTRONICS of the SILICON STRIP DETECTOR of PANDA

• PASTA ASIC developed by JLU Giessen, FZ Juelich and INFN Torino
• Chip developed in 110 nm UMC technology
• Challenging requests on power dissipation (= 4mW/ch) and size (4.5 x 3.2 mm²)
• 64 channels, nominal clock frequency of 160 MHz
• ToT measurements, 8 bit (dyn. range) charge resolution

TEST with PROTON BEAM @ the EXPERIMENTAL ROOM of INFN-TIFPA in the PROTON-THERAPY CENTRE of TRENTO (ITALY)

• D.U.T. is placed in front of the beam line exit
• Short cables allow to perform measurements at the nominal clock frequency of 160 MHz
• To compare information to the results obtained at LNL, additional measurements with 50MHz clock frequency were performed
• Proton beam energy : 131.3 MeV
• Beam current up to 300 nA

Clock @ 50 MHz

Clock @ 160 MHz

The number of SEUs for all the bits with TMR (and for registers with Hamming Encoding) increases with the beam intensity since at 200 nA no SEUs were detected

Bits protected with TMR are more tolerant with respect to bits of registers implementing Hamming Encoding for 1→0 flip event; vice-versa for 0→1 events

The number of SEUs for all the bits with Hamming Encoding decreases in the range of tested beam intensity. In the case of TMR, the SEUs number is stable.

Bits protected with TMR are more tolerant with respect to bits of registers using Hamming Encoding for 1→0 flip event; vice-versa for 0→1 events

TWEPP2019, September 2-6, 2019, Santiago de Compostela