





# Caribou




## A versatile data acquisition system based on programmable hardware

Tomas Vanat on behalf of the CLICdp collaboration, TWEPP 2019, 2 - 6 September 2019, Santiago de Compostela

Developing a silicon pixel detector?  
Need a DAQ for your prototype?  
Caribou can save your time!



### Caribou software architecture



- **System:** Yocto- and OpenEmbedded-based Linux ("Poky")
- **DAQ library** ("Peary") containing:
  - Hardware **Abstraction Layer** (HAL), allowing to handle hardware peripherals as objects in C++
  - **C++ templates** for implementing a new user device
  - **Logging** with multiple verbosity levels
  - **Device manager** supports multiple devices in parallel
  - **Command line interface** for standalone operation
  - **Client interface** for integration with another DAQ

```
root@localhost:~# cat /etc/passwd | grep peary
peary:x:1001:1001:peary:/home/peary:/bin/bash
root@localhost:~# ./bin/peary.py --help
usage: peary.py [-h] [--config CONFIG] [--device DEVICE]
peary.py: error: unrecognized arguments: --help
```

### Motivation



- A **similar** concept of **readout, control** and **powering** is used in most silicon pixel detectors
- Differs in voltage levels, number of channels or protocol
- A **new detector-specific DAQ** system is usually developed for each new detector
- **Time-consuming** process of HW/FW/SW development brings **no innovative** functionality
- A **versatile DAQ** system for prototyping can **speed-up** the **development** process
- Caribou, initially CaRIBOu, started as a project for ATLAS by BNL, UniGE and CERN and is an acronym for Control and Readout Inner tracker Board
- Caribou provides **HW** and **SW cores** and **interfaces**, only detector-specific part is modified

### Caribou hardware architecture

- FPGA/SoC board (e.g. Xilinx ZC706)
  - An **embedded CPU** runs the operating system (**Linux**), **DAQ** and **control software** (Peary)
  - An **FPGA** runs **detector-specific hardware** blocks for data processing and detector control

- Control and Readout (CaR) interface board
  - Provides **physical interface** from the FPGA/SoC to the **detector chip**
  - CaR - FPGA connection **extendable** by a cable (3 m tested)

- **Application-specific** detector carrier board
- **Detector chip** and **passive components** only



### Testbeam integration

- **CLIC telescope** in SPS North Area (**CERN**)
- **EUDET telescope** (**DESY**), fully controlled from **EUDAQ2**



### Control and Readout (CaR) board

Power	• 8 adjustable <b>power supplies</b> with monitoring • external <b>HV input</b>
Analog I/O	• 8 inputs to <b>12-bit ADC</b> , 50 kSamples/s • 16 inputs to <b>14-bit ADC</b> , 65 MSamples/s • 4 programmable <b>injection pulsers</b> • 32 adjustable <b>voltage references</b> • 8 adjustable <b>current references</b>
Digital I/O	• 8 full-duplex <b>high-speed links</b> (0.8-12 Gb/s) • 17 bidirectional <b>LVDS links</b> (<1.1 Gb/s) • 10/14 <b>output/input links</b> , adjustable level • <b>TLU</b> interface
Clocking	• Programmable low-jitter <b>clock generator</b> with <b>external (TLU) reference</b>
Interface	• <b>FMC</b> interface to FPGA board • 320-pin SEARAY interface to detector chip

### Work in progress and future plans

- Migrate the system to Zynq **UltraSCALE+** (ZCU102 board)
  - 64bit architecture, 4 cores, faster CPU
- **DMA** for fast data transfer
- **New detectors** support
  - ATLASpix3, RD50, CLIPS

