Microelectronics User Group Meeting

TWEPP 2019
2-6, September 2019
Santiago de Compostela, Spain
“Welcome”  
by Dr. Kostas Kloukinas (CERN) (5’)

“CHIPS: CERN-HEP IC design Platform and Services”  
by Dr. Kostas Kloukinas (CERN) (15’)

“Europractice EDA tools for the HEP community”  
by Dr. John McLean (Europractice STFC, UK) (15’)

“ASIC support News & Radiation Tolerant device models for 65nm technology”  
by Dr. Alessandro Caratelli (CERN) (20’)

“Digital Library Characterization techniques”  
by Maxime Barbe (CADENCE VCAD design services) (25’)

“Discussion”
CHIPS: CERN-HEP IC design Platform & Services

Michael Campbell, Kostas Kloukinas, Francois Vasey
ESE Group, EP Department, CERN

TWEPP 2019
2-6, September 2019
Santiago de Compostela, Spain
ASIC design support for HEP

- CERN evaluates and qualifies silicon technology processes
- Provide support to HEP community for selected technologies

- **Technology Support**
  - Develop ASIC design platforms for common use
  - Develop specific macro blocks of general use
  - Organize distribution and maintenance
  - Provide technology support to designers

- **Foundry Access Services**
  - Establish Commercial Contracts with silicon vendors
  - Develop productive working relationships
  - Establish NDAs that allows for collaborative work
  - Organize & coordinate silicon fabrication
Technology Support

Foundry vendors

IP block vendors

VCAD design services

EDA tools

CERN designers

External designers

Manufacturing Services
Foundry Access Services

- Organize prototyping Multi Project Wafer runs, for sharing fabrication costs
- Coordinate Engineering & Production runs

CERN designers

External Institutes

CERN Foundry Services

EUROPRACTICE (TSMC)

GF
Technology evolution and HEP

CERN-HEP
Centralized services

Foundry Service

Technology Support

CHIPS

* Only “mainstream” processes shown
**ASICs in ATLAS at LHC**

- **FE-I3 pixel det.**
  - 28,000 chips
  - 80 M segments
  - 1.7 m² Si sensor

- **ABCD Si det**
  - 50,000 chips
  - 6 M segments
  - 60 m² Si sensor

- **ASDBLR TRT det**
  - 38,000 chips

- **DTMROC TRT det**
  - 19,000 chips

- **ASD muon det**
  - 148,000 chips

- **Total ATLAS**
  - 100 million sensor cells
  - appr. 800,000 chips
  - majority ASICs

Slide by E. Heijne
ISSCC 2014
ASICS in CMS at LHC

- **Total CMS**: approx. 1 million chips, of which 700,000 ASICs

- **Beam pipe**
  - Pixel detector
  - Si strip tracker

- **e-CAL**
  - APV25 Si det
    - 110,000 chips
    - 9.3 M segments
    - 198 m² Si sensor

- **h-CAL**
  - QIE8 calorimeter
    - 220,400 chips

- **muon chambers**
  - MAD muon det
    - 181,000 chips
    - 25,000 m² gas-filled

**Slide by E. Heijne**

ISSCC 2014
# ASICs for HL-LHC Upgrades

List of ASICs for the upgrade programmes

<table>
<thead>
<tr>
<th>ALICE (and NA62)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAMPA, ALPIDE, FEERIC, Non-LHC, TDCpix (NA62)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>LHCb</th>
</tr>
</thead>
<tbody>
<tr>
<td>VELO – VeloPix, Upstream Tracker – SALT, RICH – CLARO, SciFi – PACIFIC, CALO – ICECAL, MUON - nSYNC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ATLAS</th>
</tr>
</thead>
<tbody>
<tr>
<td>ITK Pixel, Monolithic Pixel, ITK strips, Lar Calorimeter, HGTD, Muon NSW, Muon MDT, Muon TGC, Muon RPC, Trigger-DAQ</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CMS</th>
</tr>
</thead>
<tbody>
<tr>
<td>GEM VFAT3, OT CBC, OT CIC, OT MPA, OT SSA, EB CATIA, EB LITE-DTU, IT ROC, EC Si ROC (HGCROC, H2GCRoC), EC TCON, ECON, DCON, EC LDO, BTL TOFHIR, BTL ALDO2, ETL ETROC, CMS CFO</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CERN common ASICs</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpGBT, LDQ10, lpGBTIA, GBTX, GBT-SCA, GBLD, GBTIA, FEAST2, bPOL12V, bPOL2V5, linPOL12V, RD53</td>
</tr>
</tbody>
</table>
ASIC design Challenges

- 67 ASICs are being developed
  - Most of them comply with development schedules
  - Many were delayed or required multiple prototyping iterations
  - Few are problematic and might have serious repercussions on the physics programs of the experiments

- The CERN SPC\(^1\) highlighted at its December 2018 meeting (among other things) the challenges associated with ASIC developments in the HEP community and *asked for a coherent plan for dealing with these problems*

- What primarily emerged, is that the complexity of the CMOS processes being used is high and will increase in the future and along with that the complexity of our designs

---

\(^1\)SPC: Scientific Policy Committee
an advisory body to CERN council
[https://council.web.cern.ch/en/content/welcome-scientific-policy-committee](https://council.web.cern.ch/en/content/welcome-scientific-policy-committee)
Future Challenges

- **Technology Challenges**
  - Complex deep-submicron technologies
  - Powerful and Flexible CAE Tools but complicated to use

- **Design Challenges**
  - Designs of increased complexity (SOC)
  - Mixed Signal designs & IP reuse
  - Vendor IP libraries prepared for digital flows
  - Radiation Tolerance

- **Productivity Requirements**
  - Large, fragmented, multinational design teams
  - Designers with different levels of expertise
  - Work on common design projects
  - Expensive technologies
  - Importance of 1\textsuperscript{st} silicon success!

---

**Complex Design Manufacturing Rules**

DRC deck file line count:
- 250nm: 5,300 lines
- 130nm: 13,500 lines
- 90nm: 38,400 lines
- 65nm: 89,300 lines
The Digital on Top design implementation and System Level Verification methodologies must be adopted systematically to avoid expensive and time-consuming errors even if this implies a significant increase in design time and resources.

The layout of analog blocks for radiation hardness (and Single Event Upset resilience) becomes increasingly challenging and deep expertise is required.

The monolithic integration of sensor and electronics in a single substrate holds great potential for low material budget tracking detectors. However, the added complexity of shielding the sensor from the active readout electronics adds further complexity and requires deep expertise.

As the design community remains geographically scattered and smaller groups may struggle to cope with the new design flows CERN could strengthen training and support.
Analog vs. Digital on Top flows

Analog On Top workflow

- Blocks are prepared separately then added one-by-one to the design.
- Ok for small designs but extremely risky for complex ASICs.

Digital On Top workflow

- System-on-chip design
- High level simulation and verification throughout design.
- Requires different skill set and generally more resources.
- Strong mitigation of risk if all steps are fully followed.

Digital on Top – New approach for complex designs

04/09/2019
Kostas.Kloukinas@cern.ch
CMS Outer Tracker ASICs (MPA/SSA/CIC) verification framework

Simone Scarfi
Alessandro Caratelli
Support Services in the future

CHIPS: CERN-HEP IC design Platform & Services

- **Strengthening Foundry Services and Technical Support in CERN EP-ESE-ME**

- **Meeting the challenges of present and future CMOS designs in the HEP community and at CERN**
3 elements have been identified to meet this challenge

A. Involve a broader spectrum of experienced practitioners in design support.
   At present a small core team in EP-ESE-ME provides support. It is proposed to redistribute the technical support tasks more uniformly across the experienced designers in EP-ESE-ME. For each step in the design flow one or two specialists will be identified and these will be tasked with supporting outside groups. Such support can only be provided by experienced practitioners.

B. Subcontract specialised tasks
   Reinforce contracts with companies able to give punctual help with particular issues related to the tools and design flow. These facilities should be available both to CERN engineers and to members of the community. As with all such external contracts there should be one person responsible (of course with a back-up) to act as intermediary between the company and the designers.

C. Train and coach
   - Continue to organize formal training sessions to expose designers to the latest tools and, in particular, to educate them in the use of the common design platform.
   - Furthermore, host designers from the HEP community at CERN in each case for some months per year. Some ‘hot desks’ could be allocated for such activities.
The CHIPS implementation workplan is currently being drafted and will become available towards the end of 2019.

The workplan will cover a five year period: 2020-2024.

The ramping up of the new service and the level of support is a function of the additional resources that will be made available.

- First positions will start in January 2020.
Involving the HEP ASIC community

- It is important that we continue to benefit from the synergy of efforts within the community.

- The Microelectronics Users Group meetings (which take place annually at the Topical Workshop on Electronics for Particle Physics *TWEPP*) serve as a forum for discussion between designers and design groups. However, time constraints limit the depth of discussions.

- It is proposed to reinforce this activity by organizing dedicated MUG meetings where we invite experts from industry to participate and where HEP designers can present their latest work. The format should leave ample time for discussion of strategy and exchanges of technical experience between ASIC designers.
IC development costs in industry

Designing ICs is becoming increasingly expensive at the leading edge

[Graph showing design cost per technology node from 65nm to 5nm]
Thank you for your attention