New developments in silicon pixe detectors

Daniela Bortoletto

Daniela Bortoletto, KAIST-KAIX Workshop on Future Accelerators


Vertex Detectors for e+e- Colliders

• Efficient tagging of heavy quarks through precise determination of displaced vertices required for many physics goals

$$\sigma(d_0) = \sqrt{a^2 + b^2 \cdot \text{GeV}^2/(p^2 \sin^3 \theta)}$$
$$a \sim 5 \,\mu m, \ b \sim 15 \,\mu m$$

- Good single point resolution: σ_{SP}~3 μm
 Small pixels <~25x25 μm², analog readout
- Low material budget: X \lessapprox 0.2% X_0 / layer
 - Corresponds to ~200 µm Si, including supports, cables, cooling
 - Low-power ASICs (~50 mW/cm²)

Excellent impact parameter resolution for c/b-tagging



OXFORE





Pixel Detectors

- Hybrid Pixel sensors
- Monolithic active pixel sensors (MAPS)
 - Sensor and readout electronic on the same wafer

 $d \propto$


- Charge collection by diffusion
- Low material
- Low cost
- Fully Depleted CMOS technology (DMAPS)
 - Fast Charge collection by drift (<10 ns)
 - High radiation tolerance
 - Good SNR
- Silicon on insulator
- Vertically integrated pixels ("3D")





Yasuo Arai

3D Integrated Silicon on Insulator



- Features of SOI Pixel Detector
 - High Resistive fully depleted sensor (50 µm~700 µm thick) with low capacitance ➡Large S/N.
 - Full CMOS processing
 - Can be operated in wide temperature (1 K-570 K) range.
 - Based on Industry Standard Technology.

SOI pixel technology provides Monolithic Detectors with fine resolution and high functionality CMOS.

UNIVERSITY OF




Lapis Semi. Co., Ltd 0.2 µm FD-SOI Pixel Process

Process	0.2μm Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/um ²), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer (single)	Diameter: 200 mmφ, 720 μm thick Top Si : Cz, ~18 Ω-cm, p-type, ~40 nm thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) ~700 Ω-cm, FZ(n) > 2k Ω-cm, FZ(p) ~25 k Ω-cm etc.
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

Wafer Thinning

- With outer support ring
 - Lower wafer warpage
 - Improve wafer strength
 - Easy wafer handling
 - Easy backside processing (ion implantation, annealing, Metalizing etc) after thinning




TAIKO Process Conventional Process

Successful thinning of SOI wafers down to ~75 μm



Issues with SOI


- CMOS electronics affected by Detector High Voltage. (Back-Gate Effect)
- Coupling between Circuit signal and sense node. (Signal Cross Talk)
- Oxide trapped hole induced by radiation will shift transistor threshold voltage. (Radiation Tolerance)





Double SOI Detector


- Middle Si layer shields coupling between sensor and circuit.
- It compensate E-field generated by radiation trapped holes.
- Can be used in High radiation environment.
- DSOI is not a standard process
 - Small number of produced wafers
 - Process issues (void, bending,,,)
 - Long delivery time





Double SOI Detector

- Middle Si layer shields coupling between sensor and circuit.
- It compensate E-field generated by radiation trapped holes.
- Can be used in High radiation environment.
- DSOI is not a standard process
 - Small number of produced wafers
 - Process issues (void, bending,,,)
 - Long delivery time




Daniela Bortoletto, KAIST-KAIX Workshop on Future Accelerators


UNIVERSITY OF OXFORD


Studies for ILC

- Two kinds of SOIPIX-DSOI detectors used:
 - FPIX2 x 4: 8 µm square pixel detector
 - SOFIST(v.1 & 2) x 2: 20 µm square pixel detector
- Beam tests at FNAL with 120 GeV Protons











Less than 1 µm Position Resolution for high-energy charged particle is achieved

Monolithic Pixel Detector Evolution

Owing to the industrial development of CMOS imaging sensors and the intensive R&D work (IPHC, RAL, CERN)




... several HI experiments have selected CMOS pixel sensors for their inner trackers




2014 - First CPS Detector


STAR HFT 0.16 m² - 356 M pixels



CBM MVD 0.08 m² – 146 M pixel




ALICE ITS Upgrade (and MFT) 10 m² – 12 G pixel



sPHENIX 0.2 m² – 251 M pixel



ATLAS CMOS DEMONSTRATOR PROGRAM




DMAPS development important for LHCb upgrade II, CepC, CLIC, ILC, FCC-ee and FCC-hh




CMOS Design Choices

• Large electrodes



- Electronics in collection well
- No or little low field regions & short drift path High radiation hardness
- Large(r) sensor capacitance → higher noise and slower @ given power
- Potential cross talk between analog and digital sections

Small electrodes




- Electronics outside collection well
- Large drift path → need process modification to standard CMOS processes for radiation hardness
- Small capacitance for high SNR and fast signals
- Separate analog and digital electronics

7/12/2019



HVCMOS AMS 180nm

 Developments for ATLAS and mu3e using different HR substrates 80/200 Ωcm




ATLASPix1 M2

- 320 X 56 pixel Matrix
- 50x60 µm² pixel Size
- triggered readout

ATLASPix1 Simple

- 400x25 pixel matrix
- 40x130 µm² pixel size
- asynchronous
- Readout of signal to periphery with "column drain"-type buffer/ToT in periphery

65V HV bias Threshold 840 mV



 FE-I4 telescope CERN SP5 data 2018 (n^+ , 180 GeV)

 AMS-H18, ATLASPix JNS03 200 $\Omega \cdot cm$

 NIEL: 1E+15 n_{eq}/cm^2

 Run 11632; Bias = 85 V; Threshold = 0.075 V (741 e)

Global efficiency = 99.55%


>99% after 10¹⁵ neq/cm²

Note, no beam here!



HVCMOS AMS 180nm

 Developments for ATLAS and mu3e using different HR substrates 80/200Ωcm






7/12/

LFOUNDRY

2014~2015 Small size demonstrator

CCPD_LF:


 $33 \times 125 \mu m^2$ pix ; $6pix \rightarrow 2$ FEI4 pix $5 \times 5 mm^2$ IC, **bondable to FE-I4** Bonn / CPPM / KIT



2016~2017 Large size demonstrator

LF-CPIX

50×250µm² pix ; diff. pix flavors 10×10 mm²; 2 versions -Guard-Ring-Bonn / CPPM / IRFU





Large Monolithic demonstrator LF-Monopix: 50×250µm² pix. Analog pixel part from LF-CPIX 10×10 mm². 1st full monolithic demonstrator Bonn / CPPM / IRFU 10mm 9.5mm LF-Monopix01 (Monolithic)

2017~Present






LFMonoPix before/after irradiation

- Unirradiated: Noise < 1.2 Hz/pix
- Neutron irradiation: Noise < 0.1Hz/pix

No degradation in timing performance



Hit efficiency is as high as 98.9% after the NIEL irradiation ($10^{15}n_{eq}/cm^{2}$)


Overdrive = In-time threshold – Discriminator threshold (1500 e-)


7/12/2019

UNIVERSITY OF OXFORD

TowerJazz 180nm MALTA sensor

- Small collection electrode (few um.)
- Small input capacitance (< 3 fF) allows for fast & low-power FE
- High S/N for a depletion depth of ~20um
- To ensure full lateral depletion, uniform n-implant in the epi layer (modified process)





Modified Process: TowerJazz 180nm MALTA sensor W. Snoeys et al. DOI 10.1016/j.nima.2017.07.046


7/12/2019


Daniela Bortoletto, KAIST-KAIX Workshop on Future Accelerators

Initial results with small electrodes

- TJ180nm Investigator Sensor (*CE*: 3 x 3 μm² centered in a 18 x 18 μm² opening, 25 μm epi)
- Developed in context of ALICE ITS Studies of pixel pitch, electrode size & spacing
- Irradiation program for ATLAS outer pixels

⁹⁰Sr measurements on modified process samples






OXFORD



MALTA

• Two large scale demonstrators for ATLAS outer pixel layers


The "MALTA" chip (2 x 2.2 cm²) Asynchronous readout architecture Pixel size 36.4 x 36.4 μ m²



The "TJ-Monopix" chip (2 x 1 cm²) Synchronous readout architecture 36x 40 μ m²


7/12/2019


Malta performance




- Threshold dispersion ~x2 larger than design
- Improvements already made










7/12/2019

Daniela Bortoletto, KAIST-KAIX Workshop on Future Accelerators

MALTA performance (Beam Tests)



 In Pixel efficiency


 High (600 e⁻) to low (250 e⁻) threshold before irradiation

 In Pixel efficiency


 High (600 e⁻) to low (350 e⁻) after 5x10¹⁴ n_{eq}/cm²

Pernegger, Sharma

Improvements to MALTA



• Further modification of the process




- Extra deep p-well implant
- Gap in the n-layer
- Tested with MiniMalta (Chip just arrived)

7/12/2019




Improved pixel design


Modified process:



Modified process with additional p-implant:




Modified process with gap in n-layer:




• 3D TCAD transient simulation

• from M. Munker

Constant potential at pixel border produces a field minimum (\star) Additional implant and gap in n- layer provides a potential difference in the lateral direction








MiniMALTA

- Improved process design
- Matrix of 64x16 pixels
- 8 sector splits for analog FE design, reset mechanism and process
- Synchronization at the end of column
- Also, new version of MALTA available, with improved Slow Control








MiniMALTA

8 KeV microbeam at DIAMOND



After 10^{15} n_{eq}/cm^2



Y (µm)

40.0

60.0

80.0

0.9

0.6

0.3

0.0

100.0

80.0

100.0

20.0

40.0

Y (µm)



60.0

80.0

100.0



60.0

80.0

0.9

0.6

0.3

0.0

100.0

7/12/2019

80.0

100.0

20.0

Daniela Bortoletto, KAIST-KAIX Workshop on Future Accelerators

0.9

0.6

0.3

0.0

80.0

100.0

20.0

40.0

Y (µm)



Beyond ATLAS

Now in 0.18 µm

- Q/C > ~ 0.25 fC / 5 fF = 50 mV
 - ALPIDE: 40 nW/pixel (analog)
 - MALTA/Monopix: 1 µW /pixel (25ns)
 - Analog power in matrix dominant

Pixel pitch \approx sensitive layer thickness \approx 30 μ m

Position resolution ~ 5 μm

Matrix hit rate capability:

 MALTA matrix > 100 Mhit/mm²/s (but cannot cope at periphery)

Deeper submicron


Q/C >>


7/12

- Analog power will go close to zero
 Pixel pitch ≈ sensitive layer thickness ≈ 5-10 µm
 - Position resolution ~ 1-2 μm

Matrix hit rate capability:

10's of GHz/mm² (but need to cope at periphery)





Pernegger

ALPIDE





31



JadePIX 1 for the CEPC

TJ 0.18 µm CMOS image process with high resistance epi-layer
Goal: sensor diode geometry optimization





33x33µm²

IHEP, USTC

16x16µm²


Submission end 2015, detailed characterization in 2018

7/12/2019

JadePIX 1 characterization

Charge collection efficiency (measures with Sr90) decreases as a function of dose

 Spatial resolutions better than 5 µm and 3.5 µm for pixel sizes of 33x33 µm² and 16x16 µm² achieved at DESY beam test



OXFORD




SEED Sensor with Embedded Electronics Development (INFN)

GRN = 0

GRN = 5

- 110 nm CMOS on high-resistivity bulk (LFOUNDRY)
- Small n-type collecting node
 →Low capacitance (20 fF) and fast O(ns)
- Deep p-well allows both NMOS and PMOS transistors
- Full depletion in 100-500 μm ntype substrate achieved by voltage at the p+ backside
- Double-sided lithography was used for the processing of the backside layers
- Backside p+ implantation after thinning
- Floating guard rings have been added to avoid early breakdown



GRN = 10

GRN = 20


GRN = 30




ARCADIA: System-grade Demonstrator

Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays

- INFN CSNV Call Project: budget 1MEur
- Active sensor thickness in the range 50 µm to 500 µm or more
- Operation in full depletion with fast charge collection by drift
- Small charge collecting electrode for optimal signal-to-noise ratio
- Scalable readout architecture with ultralow power capability (O(10mW/cm²)
- Easy compatibility with standard CMOS processes.
- Deliverable: full-size system-ready demonstrator of a low-power High-density pixel matrix CMOS monolithic sensor






UNIVERSITY OF OXFORD

4D TRACKING – ULTRA FAST SILICON


• Timing at each point along the track \rightarrow 4D Tracking



Daniela Bortoletto, KAIST-KAIX Workshop on Future Accelerators



TIMING



Exploit the time spread of collisions to reduce pileup contamination

7/12/2019




MECHANICS & COOLING Vital that module concepts, cooling and mechanics solutions come hand in hand with detector design!

Daniela Bortoletto, KAIST-KAIX Workshop on Future Accelerators

New module concepts with TSV


Comparison between WB and TSV on board integration




- In AIDA-2020 WP4, the
 Bonn group is driving an effort for processing
 Through-Silicon Vias in
 130 nm CMOS FE-I4 pixel readout chips.
- AIDA2020 WP2 is also financing a Proof-of Concept project to develop a reliable TSV technology with Fraunhofer IZM



OXFORD





Daniela Bortoletto, KAIST-KAIX Workshop on Future Accelerators



7/12

Power density<100 mW/cm² Length 290 mm Material 0.3 X₀ Throughput (@100KHz)< 80 Mb/s/cm²





47





x/Xo~ o.3% per layer

Present limit

x/Xo< 0.1% per layer

sensor

New lepton collider requirements

beam pipe

✓ Eliminate liquid cooling


possible for power <20mW/cm2

Eliminate electrical substrate

possible if the sensor covers the full stave length: Stitching

Minimize mechanical support


exploit flexible nature of the silicon (<50µm): Bending



R&r



MATERIAL REDUCTION



- 50 µm DMAPS
- 25 µm Kapton Flexprint
- 50 µm Kapton support frame
- < 1‰ Radiation length





Carbon Nanotubes

Allotrope of carbon with a cylindrical nanostructure Very high Therma Conductivity ($T_c=3500$ W/mK)

Graphene

One atomic-layer thin film of carbon atoms in honeycomb lattice. Graphene shows outstanding thermal performance, the intrinsic $T_{\rm C}$ of a single layer is 3000-5000 W/mK









Conclusions

- Amazing progress on low-mass designs and improved radiation hardness
- Pixel sizes approaching linear and circular e⁺e⁻ needs
- MAPS and DMAPS are the technological front runners but advances in 3D integration might blur the distinction between hybrid and monolithic pixels
- Interesting development on precision timing that should be watched






- PLUME-2
- 2x6 MIMOSA-26 sensors
- Pitch 18.4 μ m, Thinned to 50 μ m
- 8 Mpixels
- 2 μ m thick Si-carbide foam
- Material budget 0.4% X₀)

Rate and Radiation Levels

UNIVERSITY OF OXFORD

7/12



Numbers for innermost layers (r ≈ 5cm,) -> scale by 1/10 for typical strip layers (r > 25 cm)

	STAR	Belle II	ALICE-LHC	ILC	LHC	HL-LHC-pp		
			heavy ion		рр	Outer	· Inner	
BX-time (ns)	110	2	20 000	350	25	25	25	
Particle Rate (kHz/mm ²)	4	400	10	250	1 000	1 000	10 000	
Φ (n _{eq} /cm ²)	few 10 ¹²	3 x 10 ¹²	> 10 ¹³	10 ¹²	2x10 ¹⁵	10 ¹⁵	2x10 ¹⁶	
TID (Mrad)*	0.2	20	0.7	0.4	80	50	> 1000	
*per (assumed) liftetime LHC, HL-LHC: 7 years ILC: 10 years others: 5 years		n need for much less material higher resolution thinner strips & monolithic pixels		state of the art large area strips hybrid pixels 		s ■		




• EXTRA SLIDES 3D INTEGRATION



3D Integration

- "vertical integration of thinned and bonded silicon integrated circuits with vertical interconnects between the IC layers."
- 3D integration technologies (Through-Silicon Vias, low-mass bonding,...)




- Goals:
 - Improve resolution with smaller pixels and pitch to \leq 20 µm
 - Preserve or even increase pixel-level electronic functions such as high data rates, large dynamic range, high resolution analog-to digital conversion and timing, sparsification, large memory capacity, and intelligent data processing which contributes to limiting the minimum size of pixel readout cells
 - Develop large area detector with minimum or no dead area
 - Decrease amount of material: thin sensor and electronics reduce errors in track reconstruction due to multiple scatterings of particles in the detector system (50 -100 µm total thickness)


Industry trends

- Stacking CMOS image sensors with a CMOS mixed-signal readout chip, both in O(10) nanometer technologies
 - Use high density bonding for μm or sub- μm pixels, wafer thinning to a few μm
 - Limited use of TSVs
- Semiconductor companies (such as TSMC, LFoundry,...) are involved in these developments
- The resulting architectures may stimulate interesting ideas for particle tracking detectors

BSI (Backside Illumination) optical sensors were developed to improve light efficiency etc.



Hybrid/Stacking is developed to improve fill factor, speed, low power, ...




OXFORD




Industry trends

 At ISSCC 2018, six out of the ten papers on image sensors use a 3-D stacking process to preserve most of the top layer area for light sensing, while keeping the readout and image-signal-processing circuits on the bottom layer.



SONY M. Sakakibaraet al. ISSCC 2018, A Back-Illuminated CMOS Image Sensor Wafer level stacking: pixel size 6.9 μm x 6.9 μm, 14-bit pixel-level ADC logic




7/12/2019

Daniela Bortoletto, KAIST-KAIX Workshop on Future Accelerators




Industry trends


Hybrid Stacking




UNIVERSITY OF OXFORD

Leti FUNCTIONAL RESULTS (2015)








Daisy chain TSV resistance mapping Yield = 88%

7/12/2019

50 µm Thinned timepix wafer diced on tape





Under bump Metallurgy (TiNiAu) on pixel pads


Wafer bonding on temporary carrier (SAM inspection showing good bonding)

Wafer thickness profile after thinning to 50 µm (53 +/- 2 µm)

TSV etching to bottom oxide (diameter = 40 µm)








Timepix die from back side showing redistribution of I/O signal on BGA pads



3D integration and CMOS sensors


• A CMOS sensor for imaging or particle tracking can be augmented by an additional layer of dedicated high performance electronics, 3D integrated at the pixel level.

FLORA: Fermilab-LCLS CMOS 3D-integRated with Autogain 2M pixel, soft 0.2-2 keV X-rays, high speed 10kfps, high dynamic range 10³ camera for LCSL II, (Fermilab-SLAC, P.I. G. Carini, G. Deptuch))



- exploiting good features of both technologies
- multiple metal layers on sensor/interposer for routing
- yield-optimized size of ROIC ASICs


Mixed-signal Readout ASIC advanced process node (65 nm)



Monolithic Active Pixel Sensor OPTO-type process minimal circuitry for the conversion of the charge packet into

The XIMOS project

- High frame rate, high dynamic range X-ray and charged particle imager based on a large scale fully depleted CMOS pixel sensor for free electron lasers (FEL) and synchrotrons
- 110 nm CMOS sensor layer: CMOS sensor, preamplifier with dynamic signal compression, shaper
- 65 nm mixed-signal readout layer: pixel ADC, memory, data readout
- Relatively large pitch (100 µm x 100 µm)
- \geq 9 bit amplitude resolution (in-pixel ADC)
- dynamic range $1 10^4$ photons
- capability to store at least 500 events per pixel;
- capability to operate both in a direct readout mode (for FELs with constant pulse rate) and in a storelocally/read-out-later mode (for FELs operated in a burst mode, as the Eu-XFEL
- Tolerance to about 1GGy of total ionizing dose for 5 Kev X-rays



- CMOS pixel sensor with a thick fully depleted substrate (500 μm)
- Thin entrance window with shallow junction and minimum amoun of dead material in the passivation stack (for low-energy X-rays)
- Multiple guard-ring termination structure on the back-side, minimizing the dead area at the sensor edge (device buttability to cover large detection areas in practical applications)

7/12/2019

OXFORD



FUTURE COLLIDER DETECTORS

FCChh, HE-LHC

hh collisions | e⁺e⁻ collisions

CLIC, FCCee, ILC, CEPC,...


- Large dimensions (50m)
- High radiation Level (up to 90MGy)
- 4T 10m solenoid
- Forward solenoids 4T
- Silicon tracker Radius 1.6m, Length 32m radiation damage is a concern
- Barrel ECAL LAr/ Barrel HCAL Fe/Sci
- Endcap HCAL/ECAL LAr
- Forward HCAL/ECAL LAr 2-4x better granularity than e.g. ATLAS Silicon ECAL and ideas for digital ECAL with MAPS
- Muon system 7/12/2019

- Standard dimensions
- Low radiation Level
- 4T, 2T
- Silicon tracker unprecedented spatial resolution (1-5 µm point resolution)
- very low material budget (0.1X%)
- Dissipated power (vertex) (<50mW/cm²)
- Radiation level NIEL (<4×10¹⁰ neq cm⁻²/yr)
- Radiation level TID (<200 Gy/yr)
- Barrel fine grained calorimeter
- Compact Forward calorimeter



D.S.


Light Support Structures UNIVERSITY OF OXFORD





Semi-integrated technology: FPCCD

- Fine Pixel Charge-Coupled Devices (FPCCP) studied for ILD vertex detector
- Semi-integrated technology (separate r/o ASICs)
- Thickness of 50 μ m, but material pushed to endcaps
- Trade-off:
 - Pixel pitch down to 5 μ m \rightarrow 1.4 μ m resolution for single pixel hits
 - Integrate over full ILC bunch trains in no time stamps
 - Background rejection by pattern recognition
 - Operation at -40 C in cryostat using CO₂ cooling



FPCCD prototypes (6 X 6 mm²) Pixel pitch 6, 12, 18, 24 μ m

