12th International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD12) at Hiroshima, Japan

Contribution ID: 197 Type: POSTER

Studies for low mass large area monolithic silicon pixel detector modules using the MALTA CMOS pixel chip

Saturday, 14 December 2019 15:07 (1 minute)

Monolithic silicon pixel sensors combine the electronics and sensing layer in one silicon element and are produced in commercial CMOS processing lines without the need for a fine pitch interconnection technology as used for hybrid silicon pixel detectors. This reduces the overall cost, but also the complexity of the module assembly procedure. The sensors can be thinned to typical thicknesses of 100 microns or less, thus reducing the contribution of the silicon to the material budget. In present pixel detectors each pixel sensor is connected to a flexible circuit providing the necessary data and power connections. The flexible circuit contributes to the overall material budget in addition to the silicon and the mechanical support and cooling structures. Finally, all connections need to be routed within the narrow space available particularly in the innermost areas of the experiments.

The MALTA monolithic silicon pixel sensors have been used to study dicing and thinning of monolithic silicon pixel detectors for large area and low mass modules. Dicing as close as possible to the active circuitry will allow to build modules with very narrow inactive regions between the sensors. Inactive edge regions of less than 5 microns to the electronic circuitry could be achieved for 100 um thick sensors. The MALTA chip also offers the possibility to transfer data and power directly from chip to chip. Tests have been carried out connecting two MALTA chips directly using ultrasonic wedge wire bonding. Results from lab tests will be presented that show that the data accumulated in one chip can be transferred correctly via the second chip, without the need of a flexible circuit. The concept of chip to chip data and power transfer to achieve low mass modules has also been studied on prototype wafers using Cu-stud interconnection bridges. First mechanical results are presented, outlining technical challenges and possible furture steps to achieve a low mass large area monolithic pixel sensor module.

Submission declaration

Original and unpublished

Primary authors: RIEDLER, Petra (CERN); ASENSI TORTAJADA, Ignacio (Univ. of Valencia and CSIC (ES)); BARBERO, Marlon B. (CPPM - CNRS/IN2P3 / Aix-Marseille Université (FR)); BERDALOVIC, Ivan (CERN); BORTOLETTO, Daniela (University of Oxford (GB)); BHAT, Siddharth (CPPM, Aix-Marseille Universite , CNRS/IN2P3); BUTTAR, Craig (University of Glasgow (GB)); CARDELLA, Roberto (CERN); DACHS, Florian (Vienna University of Technology (AT)); DAO, Valerio (CERN); DEGERLI, Yavuz (CEA - Centre d'Etudes de Saclay (FR)); DYNDAL, Mateusz (CERN); FLORES SANZ DE ACEDO, Leyre (University of Glasgow (GB)); FREEMAN, Patrick Moriishi (University of Birmingham (GB)); HABIB, Amr (Centre National de la Recherche Scientifique (FR)); PIRO, Francesco (CERN); HITI, Bojan (Jozef Stefan Institute (SI)); MUNKER, Magdalena (CERN); MOUSTAKAS, Konstantinos (University of Bonn (DE)); KUGATHASAN, Thanushan (CERN); PERNEGGER, Heinz (CERN); SCHIOPPA, Enrico Junior (CERN); SHARMA, Abhishek (University of Oxford (GB)); SIMON ARGEMI, Lluis (University of Glasgow (GB)); SNOEYS, Walter (CERN); SULIGOJ, Tomislav (University of Zagreb); SCHWEMLING, Philippe (CEA/IRFU,Centre d'etude de Saclay Gif-sur-Yvette (FR)); WANG, Tianyang (University of Bonn (DE)); WERMES, Norbert (University of Bonn (DE)); HEMPEREK, Tomasz (University of Bonn (DE))

Presenter: RIEDLER, Petra (CERN)
Session Classification: POSTER

Track Classification: Large scale applications