Monolithic CMOS sensors for sub-nanosecond timing

Thanushan Kugathasan¹, Takeharu Goji Etoh², Dominik Dannheim¹, Magdalena Munker¹, Heinz Pernegger¹, Angelo Rivetti³, Kazuhiro Shimonomura² and Walter Snoeys¹








This project has received funding from the ATTRACT project funded by the EC under Grant Agreement 777222

In the ATTRACT project FASTPIX we investigate monolithic pixel sensors with small collection electrodes in CMOS technologies for fast signal collection and precise timing in the subnanosecond range.


Deep submicron CMOS technologies allow tiny, sub-femtofarad collection electrodes, and large signal-to-noise ratios, essential for very precise timing. However, complex in-pixel circuits require some area, and one of the key limitations for precise timing is the longer drift time of signal charge generated near the pixel borders. Laying out the collection electrodes on a hexagonal grid and reducing the pixel pitch minimize the maximum distance from the pixel border to the collection electrode. The electric field optimized with TCAD simulations pulls the signal charge away from the pixel border towards the collection electrode as fast as possible. This also reduces charge sharing and maximizes the seed pixel signal hence reducing time-walk effects. Here the hexagonal geometry also contributes by limiting charge sharing at the pixel corners to only three pixels instead of four. We reach pixel pitches down to about 8.7 μm between collection electrodes in this 180 nm technology by placing only a minimum amount of circuitry with the pixel and the rest at the matrix periphery. Consuming several tens of micro-ampere per pixel from a 1.8 V supply offers a time jitter of only a few tens of picoseconds. This allows detailed characterization of the sensor timing performance in a prototype chip with several mini-matrices of 64 pixels each with amplifier, comparator and digital readout and some additional pixels with analog buffers. The aim is to prove sensor concepts before moving to a much finer line width technology and fully integrate the readout within the pixel at lower power consumption.



Collection electrode optimization – TCAD simulations

Collection electrode size

- Capacitance ∝ collection electrode size
- Electric field ∝ collection electrode size



1.5e-09 → Trade-off: Time [s] Small collection electrode → Small capacitance but lower field Large collection electrode -> Large capacitance but higher field

+ better contact to low dose n-layer

- Electrode p-well distance (opening)
- Electric field ∝ opening Electric field and depletion around the collection electrode for different openings
- 10 μm

Opening 8um, HIGH DOSE

-o-- Opening 8um, LOW DOSE

Opening 6um, HIGH DOSE

Ref. M. Munker et. Al https://doi.org/10.22323/1.348.0033


Bias voltage (p-well, substrate) [V]


Capacitance optimized with a bias of -6 V and a p-wells opening not larger than 6 μm

Deep p-well can be retracted as far shielding of circuitry allows for speed improvement without significant impact on capacitance

Ref. talk "Vertex and Tracking Detector R&D for CLIC", M.Munker, 15/12/2019 @ 12.00


Deep p-well placement






FASTPIX Test Chip – Design and simulations


FASTPIX layout (5.3 x 4.1 mm²)



- 1 LVDS Rx for test injection pulse input
- 3 LVDS Tx for digital pulse output
- 4 x 4 Analog "monitoring" output • Bias regulation for 9 currents and 6 voltages
- 4 x 8 Matrices, hexagonal grid, pitch of: • 8.66 μm, 10.0 μm, 15.0 μm, 20.0 μm



Output pad 4 Analog "monitoring" channels



Time-Walk – Analog output pad Analog transient signals Pixel in the matrix V_IN (sensor signal) V_SOURCE (1st SF) V_ SF_OUT (2nd SF) V_A_OUT (output pad) Qin (ke-) time (ns)

| Sensor capacitance | | 1 11 |
|----------------------------------------|--------------------------|-------------------|
| Equivalent Noise Charge | | 11 e ⁻ |
| Jitter (for Q _{in} = 1000 e⁻) | | 20 ps |
| Power | In pixel source follower | 18 μW |
| | Periphery discriminator | 150 μW |
| | Analog monitoring buffer | 20 mW |
| | | |

3D Electric field shaping for sub-nanosecond timing -

Sensor

p-n junction

Timing resolution in the sub-nanosecond range can be achieved with special sensor structures that shape the electric field creating a funnel to accelerate the signal charge to the collection electrode.

Monte Carlo simulations for visible light -

Performance overview of structures for back side illuminated image

| Structure | p-well | convex silicon pyramid |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|-------------------------|
| Cross section (electrode at the bottom) | | |
| Pixel shape | square pixel of 12.73 μm | pitch and 13.1 µm thick |
| Temporal resolution 2σ | 990.0 ps | 87.5 ps |
| Vertical field | 5 kV/cm | 25 kV/cm |
| Technical feasibility | Already applied | Process improvement |
| Visible light incident at the top. • photo-electrons creation point • photo-electrons after 200 ps [scales in μm] Possibility to have multiple electrodes at the bottom | 10 | 10 0 5 10 |

Convex silicon pyramid micro-machined in silicon

The pyramid charge collector further reduces the temporal resolution to 1/10 of that of the p-well charge collector/potential separator.

1. Efficient suppression of the horizontal motion causing mixing of signal electrons


2. A larger vertical field than that of the p-well causing punch-through for a high field

Potential simulation Shape: 1 pixel The right side shows the Truncated pyramid with equipotential lines when adding square section.

IBIASN D

<111>

100 nm B implant on the wall + a deep P implant from the surface $\sim\sim\sim\sim$ Multiple electrodes



Summary

Fastpix is a monolithic pixel chip with small collection electrode (C_d < 1 fF) for sub-nanosecond timing applications.

Fastpix is implemented in TowerJazz 180 nm CMOS modified process with a sensor structure that increases the lateral electric field. It features 32 matrices with hexagonal grid and pixel pitches from 8.66 μm to 20 μm.

Monte Carlo simulations show that a sensor with a convex pyramidal structure could reduce the charge collection time below 100 ps.