



Design of a low-noise, high-linearity, readout ASIC for CdZnTe detectors in gamma spectrometers

Jia Wang¹, Xuan Luo¹, Ran Zheng¹, Xiaomin Wei¹, Changqing Feng², Yann Hu³

1. Northwestern Polytechnical University, Xi'an, China 2. University of Science and Technology of China, Hefei, China
3. University of Strasbourg, Strasbourg, France

Contact: jwang@nwpu.edu.cn


Abstract

The presented work aims to achieving low-noise and high-linearity in a wide range of measured energy, as well the input charge. In order to improve linearity, an active resistor and a high-linear analog buffer are employed. A CR-(RC)² shaper is proposed. Different types of resistances are utilized in the first stage and second stage of the shaper, to achieve low noise and high linearity at the same time. One channel of the proposed circuit is composed of a preamplifier, a shaper, a peak and hold circuit, which can automatically detect the peak of shaper output voltage. The output voltage is not read out, except a channel is hit. Therefore, power consumption is decreased.


A prototype chip with 8 channels has been designed and fabricated in a standard commercial 1P6M 0.18 μm CMOS process. Die area of one channel is about 650 μm × 110 μm. The input charge range is from 1.5 fC to 60 fC. Peaking time can be adapted from 3 μs to 5 μs. Measured ENC is about 180 e⁻ at input capacitor of 0 F with the slope of 7.7 e⁻/pF. The gain is 18 mV/fC at peaking time of 4 μs. Nonlinear error is less than 1%.

Motivation & Design Consideration

Element recognition REQUIRE Wide input charge range & High linearity
High energy resolution REQUIRE Low noise




Block diagram of the readout circuit




High linearity differential analog buffer is employed. The output voltage is converted to differential current. → Easily connected with other chips in system design.

Readout timing





Circuit design


Proposed CR-(RC)² shaper




Microphoto of the ASIC & test board






Analog buffer



➢ High linearity.
➢ Push-pull provides high output current.
➢ The output of dummy channel is used as the reference voltage in order to compensate the influence of temperature.



Experimental results



Summary

Performance parameter	Value
Channel number	8
Input charge range	-1.5fC - -60fC
Peaking time	3 - 5 μs
Gain	18 mV/fC @ t _p =4 μs
Nonlinear error	<1% @ t _p =4 μs, Q _{in} : 1.13 fC - 56.6 fC
ENC (RMS.)	180e ⁻ +7.7e ⁻ /pF @ t _p =4 μs
Power supply	3.3 V
Power dissipation	< 4.62 mW/channel
Die area	1.75mm × 1.31 mm
Process	0.18um 1.8V/3.3V Mixed-Signal CMOS
Connection with detector	AC coupled
Bias and reference voltage	Built-in