



DAQ and Level-1 Track Finding for the CMS HL-LHC Upgrade



Fabio Ravera on behalf of the CMS Collaboration
The 28th International Workshop on Vertex Detectors
17 October 2019

Outline

- Overview
- Inner tracker DAQ
- Outer tracker DAQ
- L1 track finding
- Summary



CMS Tracker upgrade motivations

- Standard Model and Beyond Standard Model processes statistically limited → **HL-LHC upgrade**
- Hit rate and radiation damage not manageable by the current tracker
 - **Full replacement of the CMS Tracker**
- **Today's L1 threshold at 200 PU ~ 4 MHz**
 - Tracks needed for trigger decision
 - Lepton threshold improvement
 - Possibility for new triggers (e.g. displaced or disappearing tracks)
- Dedicated material on Phase II Tracker:
 - Inner Tracker (IT): [P. Luukka talk](#)
 - Outer Tracker (OT): [A. Rossi talk](#)
 - Serial Powering: [D. Koukola talk](#)
 - IT modules: B. Ristic poster




DAQ Overview for the CMS tracker at HL-LHC

- Main DAQ challenges:
 - PU up to 200
 - L1-trigger rate increased from 100 kHz to 750 kHz
 - Track reconstruction at L1-trigger
 - Much more channels to handle:
 - Inner Tracker ~ 120 Million $\rightarrow \sim 2$ Billion
 - Outer Tracker ~ 10 Million $\rightarrow \sim 200$ Million




Inner Tracker



- Hit rates up to **3 GHz/cm²** in innermost layers ($R \sim 3$ cm)
 - CMS Pixel Phase I Pixel detector maximum rate ~ 600 MHz/cm²
- **Triggered readout only with rate up to 1 MHz**
 - higher L1 rate to stream data for luminosity monitoring


IT chip and on-module data flow

- Chip developed by **RD53 collaboration** (Atlas-CMS common development)
- 50x50 μm^2 ROC pixel size, 336 x 432 matrix → **2 billion pixels for the CMS IT**
- Pixel hit: address + 4 bits for Time-over-Threshold
- **Zero-suppressed data readout** , compressed readout ($\sim 2\times$ data volume reduction)
- Data shipped out from up to four @ 1.28 Gb/s output lines per ROC
- **ROC in module data merging** ($2 \rightarrow 1$ and $4 \rightarrow 1$) with 320 MHz lines (640 MHz under investigation) to reduce data lines for modules with low occupancy




- ROC data sent to the **Low power GigaBit Transceiver (LpGBT)** (**up to 6 links per module**), converted into optical by the **Versatile Link+ (VL+)** and sent to the back-end electronics at 10.24 Gb/s

Data, Trigger and Control (DTC) board schematic for the IT



28 DTCs required for CMS IT

Outer Tracker



OT
Data
Trigger
Control

L1 track
finding

L1 trigger
decision



Central
CMS DAQ

IT
Data
Trigger
Control


Luminosity
monitor

→ Trigger data
→ L1A-data
→ Lumi data

- On-module discrimination of hits from high p_T tracks (stubs) and provide them at 40 MHz to the back-end electronics




Outer Tracker on-module data flow



top sensor data
bottom sensor data
top + bottom data
stub data

Strip-strip Module (2S)
CMS Binary Chip (CBC)
reads both sensor and
identify stubs


Outer Tracker on-module data flow



top sensor data
bottom sensor data
top + bottom data
stub data

Strip-strip Module (2S)
CMS Binary Chip (CBC)
reads both sensor and
identify stubs


Outer Tracker on-module data flow



top sensor data
bottom sensor data
top + bottom data
stub data


Strip-strip Module (2S)
CMS Binary Chip (CBC)
reads both sensor and
identify stubs

Outer Tracker on-module data flow




Strip-strip Module (2S)
CMS Binary Chip (CBC)
reads both sensor and
identify stubs

Outer Tracker on-module data flow



Strip-strip Module (2S)
CMS Binary Chip (CBC)
reads both sensor and
identify stubs

Outer Tracker on-module data flow




Strip-strip Module (2S)

CMS Binary Chip (CBC) reads both sensor and identify stubs

Pixel-Strip Module (PS)

Short-strip ASIC (SSA) sends strip cluster and L1 data to the MPA which combines with pixel information and create stubs

Outer Tracker on-module data flow




Strip-strip Module (2S)

CMS Binary Chip (CBC) reads both sensor and identify stubs

Pixel-Strip Module (PS)

Short-strip ASIC (SSA) sends strip cluster and L1 data to the MPA which combines with pixel information and create stubs

Outer Tracker on-module data flow




Strip-strip Module (2S)

CMS Binary Chip (CBC) reads both sensor and identify stubs

Pixel-Strip Module (PS)

Short-strip ASIC (SSA) sends strip cluster and L1 data to the MPA which combines with pixel information and create stubs

Outer Tracker on-module data flow




Strip-strip Module (2S)

CMS Binary Chip (CBC) reads both sensor and identify stubs

Pixel-Strip Module (PS)

Short-strip ASIC (SSA) sends strip cluster and L1 data to the MPA which combines with pixel information and create stubs

Outer Tracker on-module data flow




Strip-strip Module (2S)

CMS Binary Chip (CBC) reads both sensor and identify stubs

Pixel-Strip Module (PS)

Short-strip ASIC (SSA) sends strip cluster and L1 data to the MPA which combines with pixel information and create stubs

Outer Tracker on-module data flow



Strip-strip Module (2S)

CMS Binary Chip (CBC) reads both sensor and identify stubs


Pixel-Strip Module (PS)

Short-strip ASIC (SSA) sends strip cluster and L1 data to the MPA which combines with pixel information and create stubs



CIC concentrator chip

Receives stubs and L1-data and pack them

Outer Tracker on-module data flow



top sensor data
bottom sensor data
top + bottom data
stub data



Strip-strip Module (2S)

CMS Binary Chip (CBC) reads both sensor and identify stubs

Pixel-Strip Module (PS)

Short-strip ASIC (SSA) sends strip cluster and L1 data to the MPA which combines with pixel information and create stubs


CIC concentrator chip

Receives stubs and L1-data and pack them

Data from the 2 CICs → LpGBT → VL+ → DTC @ 5.12 (10.24) Gb/s

Clock, fast-commands and programming: DTC → module @ 2.56 Gb/s


Data, Trigger and Control (DTC) board schematic for the OT




216 DTCs required for CMS OT

ATCA boards under development

Two main ATCA board prototypes for CMS:



<http://www.apollo-blade.info>




<https://serenity.web.cern.ch/serenity/overview/>


Evolution of the DAQ SW for the final detector

- **Aim: detector control and calibration procedures run on the board SoC**
 - High level of parallelization and system scalability ensured
 - Requires robust communication protocols, application monitoring system, efficient deployment, resource management

- SW for prototype test already developed targeting SoC functionalities and resources
- **One framework for the whole tracker (IT+OT) to address common developments**




L1-track finding



- L1 Tracking will provide extra handles in L1 trigger
- Goal: reconstruct tracks with $p_T > 2$ GeV at 40 MHz
→ **Particle Flow at 40 MHz**


L1-tracking constraints and requirements

- ~15,000 stubs per bunch crossing @ 200 PU → **Stub bandwidth O(20) Tb/s**
- ~4 μs available for **track finding** (12.5 μs total L1 latency)
- Present solution derived from two **all-FPGA developments**:
 - Time-Multiplexed Track Trigger (TMTT)
 - Tracklet algorithm
- Both **tested on HW demonstrator** to measure latency and estimate resource utilization and performance




L1 track finding - Time-Multiplexed Track Trigger (TMTT)

- Time multiplexing factor (TMF): 18
- Geometrical divisions: 8 octants in ϕ
- Each TF board receive stubs from 2 adjacent octants: **data duplication but full parallelization**
- **Track Finding: Hough Transform (HT)**
 - Stub (r, ϕ) in the $q/p_T - \phi_0$ plane \rightarrow straight line
 - Division in $2 (\phi) * 18 (\eta)$ sub-sector
 - 4 or more lines intersect \rightarrow track candidate
- **Track fitting: Kalman filter**
 - Common iterative algorithm
 - Initial estimate of track parameters from HT seed
 - Repeat until all stubs are added
 - χ^2 used to reject false candidates
- **Measured latency $\sim 3.5 \mu s$**
- **Resources compatible with < 2 Kintex UltraScale**




L1 track finding - Tracklet method

- Time multiplexing factor (TMF): 6
- Geometrical divisions: 28 ϕ sectors
- No stub duplication, tracks with $p_T > 2$ GeV spans over max 2 sectors: **board exchange data only with the nearest neighbors**



- **Track Finding: Road search**

- Pair of adjacent layers used to form seed called a tracklet
- Seeding done in multiple disk/layer pairs \rightarrow redundancy



- Tracklets + IP projected to other layers to add matching stubs, residual calculated

- **Track fitting: Linearized χ^2 fit**



- Complex calculations pre-computed and stored in look-up tables
- Remove duplicates by checking for shared stubs and retain track with the lowest χ^2/ndf

- **Measured latency $\sim 3.3 \mu\text{s}$**



- **Resources compatible with 1 Kintex UltraScale**

HW demonstrator performance

Time-Multiplexed
Track Trigger





Tracklet
method



~95% average track finding efficiency

Common solution under development

- **Combining the two approaches:**
 - Track finding: tracklet approach
 - Track fitting: Kalman filter (KF)
- 9 ϕ sectors x TMF 18 = 162 DTC
- Further improvements:
 - Pre-fit duplicate removal
 - No need to fit seeding stubs, KF integration
- **Very high efficiency** for ttbar ($\sim 95\%$) and muon ($> 97\%$)
- **p_T and z_0 resolutions compatible with the two separated approaches**
- Fake rate $\sim 10\%$ (can be reduced by tighter selection cuts)
- **Displaced track fit under investigation**
 - No beam spot constraint




Summary

- Full replacement of the CMS tracker to address the harsh HL-LHC environment conditions
- DAQ designed to address the challenges
 - Inner tracker will face up to 3 GHz/cm² hit rate and will also serve as luminosity monitor
 - Outer tracker will provide stubs from high p_T tracks to the back-end boards at 40 MHz
- Back-end electronics
 - Based on ATCA boards, two Ultrascale FPGAs, System On Chip
- L1 tracking required for maintaining high performance
 - Currently considered solution derives from two independent full FPGA solutions
 - Time-Multiplexed Track Trigger
 - Tracklet method
 - A combined approach showed high efficiency and very good track parameter resolutions
- Lots of efforts ongoing on the CMS Collaboration, stay tuned!


Backup slides

Luminosity monitor with the IT

- **Tracker Endcap Pixel Detector (TEPX):**
 - operated during Van Der Meer scans and in all safe beam conditions
 - no data taking: all bandwidth available for lumi triggers (up to $\sim 10\text{MHz}$)
 - during data taking: 75 kHz of special triggers (75kHz) added to physics \rightarrow Total rate TEPX: $\sim 130\text{ Gb/s}$ at PU 200
- **TEPX Disk 4 Ring 1:**
 - fully dedicated to BRIL (Beam Radiation Instrumentation and Luminosity)
 - beam background, luminosity during all unsafe beam conditions
 - Availability = 100%
 - Hermitic coverage not required \rightarrow failures tolerable
- Online pixel clustering done on CPUs, FPGAs or both (Zynq)



Luminosity monitor - DAQ system architecture



Online pixel clustering considered for luminosity measurement:

SW: ~ 5 x 32 CPU servers

- + Common languages

- + Reuse of current algorithms

- High latency

HW: ~ 8 ATCA blades with FPGAs

- + Low latency

- + Common CMS developments

- “Expensive” firmware development



PS and 2S Modules

PS modules: Macro Pixel + Strip

Macro Pixel: $1.5 \text{ mm} \times 100 \text{ }\mu\text{m}$

Strip: $2.4 \text{ cm} \times 100 \text{ }\mu\text{m}$



Module area: $\sim 5 \times 10 \text{ cm}^2$




2S modules: Strip + Strip

Strip: $5 \text{ cm} \times 90 \text{ }\mu\text{m}$ (both sides)


Module area: $\sim 10 \times 10 \text{ cm}^2$




On-module Data flow - PS module



On-module Data flow - 2S module



Concentrator Integrated Circuit (CIC)



CIC max stub outputs


FE_Config	CBC (2S)				MPA (PS)							
Output Format	With Bend		Without Bend		With Bend				Without Bend			
Stub_Width	18	18	14	14	21	21	21	21	18	18	18	18
Output_Freq (MHz)	320	320	320	320	320	320	640	640	320	320	640	640
N_Output_Lines	5	6	5	6	5	6	5	6	5	6	5	6
N_Output_bits	320	384	320	384	320	384	640	768	320	384	640	768
N_Usable_bits	292	356	292	356	292	356	612	740	292	356	612	740
N_MaxStubs	16	19	20	25	13	16	29	35	16	19	34	40
N_padding_bits	4	14	12	6	19	20	3	5	4	14	0	20

CIC stub processing capabilities in 8 BX with regard to the configuration

DAQ developments for prototype test and production

FW development for prototype test base on FC7 CMS μ TCA boards.

- 2S modules
 - FW for CBC and CIC tested, slow control via optical link and GBT readout under development
- PS modules
 - FW available for MPA and SSA electrical readout
- RD53A
 - Single chip FW available for electrical readout



Common SW development for the whole tracker to address common features.

- 2S modules
 - SW well advanced for CBC-only module testing, CIC control under development
- PS modules
 - private SW for test available, porting on the official framework ongoing
- RD53A
 - Most of main calibration procedures available


Demonstrator systems

Both solutions validated on hardware and compared with software emulator

Time-Multiplexed Track Trigger

- 1 time multiplexed (TM) slice, 1 octant
- MP7-EX boards (μ TCA with Virtex 7)
- Boards: 2 sources, 1 + 2 Hough Transform, 2 Kalman filter, 1 to receive final tracks
- Measured latency $\sim 3.5 \mu\text{s}$
- Resources expected to be compatible with < 2 Kintex UltraScale

MP7-based demonstrator @ CERN/UK



Tracklet method

- 1 (TM) slice, two implementations of different z portions to validate the emulator
- CTP7 boards (μ TCA with Virtex 7)
- 3 boards (1 ϕ sector + 2 nearest neighbors) and 1 board to source the stubs and receive final tracks
- Measured latency $\sim 3.3 \mu\text{s}$
- Resources expected to be compatible with 1 Kintex UltraScale

CTP7-based demonstrator @ CERN/Cornell

