



- VERTEX 2019 -

Design of the CMS MTD Endcap Timing Layer

Enrico Robutti (INFN Genova)
on behalf of the CMS Collaboration



The HL-LHC challenge



Factor ~5 increase in **instantaneous luminosity** ⇒

- high hit rate;
- high level of event superposition (**pileup**)

Factor ~10 increase in **integrated luminosity** ⇒

- high **radiation dose**

Vertex reconstruction vs. pileup



$\mu = 200$



In CMS, pileup mitigation by *Particle Flow* technique

- jets built from all reconstructed tracks in identified vertices
- statistical-based correction of neutral contribution


Expected pileup at HL-LHC up to $\mu \sim 180-200$ (vertices/bunch crossing)

- current level: $\mu \sim 50$


Optimal Δz window for efficient vertex identification: ~ 1 mm

At HL-LHC, vertex density $0.3 \text{ mm}^{-1} \rightarrow 1.2 - 1.9 \text{ mm}^{-1}$

- improved resolution of upgraded inner tracker cannot compensate highest expected levels of pileup
- inefficiency for isolated objects
- worse resolution for jets and missing p_T



Resolving vertices in time




Proton bunch structure

\Rightarrow RMS time spread of vertices $\sim 180\text{-}200$ ps,
 \sim uncorrelated with spatial distribution

If vertex time resolved at $30\text{-}40$ ps level
 \Rightarrow residual pileup back at $\mu = 40\text{-}60$

Simulations show significant reduction in pileup contribution to primary vertex when time information is added



A MIP Timing Detector for CMS



MTD concept: thin timing layer outside tracking volume

- Barrel (**BTL**): scintillating crystals (LYSO) + SiPM readout
- Endcaps (**ETL**): silicon detectors with gain layer (LGAD)


Required time resolution: **30-40 ps** initially, degrading with radiation damage to 50-60 ps

Technical Design Report recently approved

[CMS-TDR-020](#)



BTL: LYSO bars + SiPM readout:

- TK / ECAL interface: $|\eta| < 1.45$
- Inner radius: 1148 mm (40 mm thick)
- Length: ± 2.6 m along z
- Surface ~ 38 m²; 332k channels
- Fluence at 4 ab⁻¹: $2 \times 10^{14} n_{eq}/\text{cm}^2$



ETL: Si with internal gain (LGAD):

- On the CE nose: $1.6 < |\eta| < 3.0$
- Radius: $315 < R < 1200$ mm
- Position in z: ± 3.0 m (45 mm thick)
- Surface ~ 14 m²; ~ 8.5 M channels
- Fluence at 4 ab⁻¹: up to $2 \times 10^{15} n_{eq}/\text{cm}^2$



A vertex detector (in time domain) at 3 m from the interaction point!

Impact on reconstruction





Several areas benefit from improved reconstruction efficiency and p_T resolution:

- b tagging;
- p_T^{miss} resolution;
- multi-lepton signatures


Overall, performance comparable to Phase-1 CMS detector at current LHC conditions

Enhanced capabilities:

- charged particle ID (time of flight) up to $p_T \sim \text{few GeV}$;
- timing of secondary vertices $\Rightarrow \beta$ of long lived particles



The Endcap Timing Layer



- 1: ETL Thermal Screen
- 2: Disk 1, Face 1
- 3: Disk 1 Support Plate
- 4: Disk 1, Face 2
- 5: ETL Mounting Bracket
- 6: Disk 2, Face 1
- 7: Disk 2 Support Plate
- 8: Disk 2, Face 2
- 9: HGCal Neutron Moderator
- 10: ETL Support Cone
- 11: Support cone insulation
- 12: HGCal Thermal Screen

Two disks of LGAD sensors per side

- two measurements needed for target time resolution
- double-sided sensor layers for large geometrical acceptance (85%/disk)


Coverage: $315 < r < 1200$ mm $\Rightarrow 1.6 < |\eta| < 3.0$

- 7.9 m² total sensor area per side

For $\mathcal{L}_{int} = 3000$ fb⁻¹, expected fluence ranges from 1.5×10^{14} n_{eq}/cm² to 1.6×10^{15} n_{eq}/cm² at high $|\eta|$

Designed to be removable in case of needed maintenance/repairs during technical stops

Silicon sensors



Ultra-Fast Silicon Detectors (**UFSD**): planar silicon sensors based on Low-Gain Avalanche Detector (**LGAD**) technology


- charge multiplication for $E \geq 300$ kV/cm
- gain layer through p-type implant
- signal gain: **~10-30**
- Junction Termination Extension (JTE) to avoid breakdown
- vendors: CNM, FBK, HBK

Ultra Fast Silicon Detector E field

Sensor requirements:

- small pad capacitance \Rightarrow pad size \sim few mm^2 ;
- large production yield \Rightarrow limited size sensors

\Rightarrow ETL sensor $\left\{ \begin{array}{l} \text{size: } 21.2 \times 42 \text{ mm}^2 \\ \text{pads: } 1.3 \times 1.3 \text{ mm}^2 \text{ (16} \times \text{32 array)} \end{array} \right.$



Radiation hardness




Radiation damage on silicon sensors:

- decrease in charge collection efficiency;
 - increase in leakage current;
 - change of doping profile
- } \Rightarrow thin sensor: **50 μm** active thickness

Several irradiation campaigns conducted

Different doping profiles and ion implants tested in gain layer

- a moderate level of **carbon implant** is beneficial in slowing down removal of initial acceptors



The loss in gain for radiation damage is compensated by gradually increasing the bias voltage

- \Rightarrow very different bias evolution in time for low $|\eta|$ and high $|\eta|$ regions

Time resolution






Main contributions to time resolution in UFSD:

- jitter (σ_{jitter}) from readout electronics: decreases for higher gain
- Landau noise (σ_{Landau}) from non-uniformity in ionisation process: \sim constant with gain

Shot noise due to leakage current is kept low by operating sensors at low T ($\sim -30^\circ \text{C}$)


Timing performance evaluated with dedicated very low noise electronics



Sensor time resolution of 30-40 ps can be achieved up to $1.5 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$

Rept.Prog.Phys. 81 (2018) 2, 026101

Fill factor and efficiency



Because of JTE, a no-gain area is present between pads

- Measured with laser test bench and on test beam
- Several designs with various interpad distance tested
- No-gain gap of **50 μm** achievable


Geometrical inefficiency also at sensor edges


- in current designs, **300-500 μm**

Resulting fill factor: **~90%**


Uniform efficiency **> 99%** observed at test beam

- preserved after 6.4×10^{14} n_{eq}/cm^2 irradiation





Precision clock distribution network (320 MHz)



Readout ASIC: ETROC

- 16×16 pad array \Rightarrow 2 chips per sensor (bump-bonded)
- Performs signal pre-amplification, discrimination and time digitisation
- 65 nm technology


Target time resolution (mainly jitter from preamplifier and discriminator): < 40 ps

- \Rightarrow total time resolution per hit: 50 ps

Time determination based on fixed threshold with **leading-edge + time-over-threshold** measurement

Waveform sampling capability on a limited subsample of pads

ETL modules




- 1: AIN module cover
- 2: LGAD sensor
- 3: ETL ASIC
- 4: Mounting film
- 5: AIN carrier
- 6: Mounting film
- 7: Mounting screw
- 8: Front-end hybrid
- 9: Adhesive film
- 10: Readout connector
- 11: High voltage connector
- 12: LGAD bias voltage wirebond
- 13: ETROC wirebonds

“Building blocks” of disks

- Subassembly: sensor + 2 ETROCs
- Two-sensor / one-sensor modules
- AIN baseplate for cooling

Staggered module and service lines on opposite sides of disk



Data acquisition




Half size (12 ETROCs) in high occupancy regions

ETL Module: 42x42 mm²
 LGAD sensor: 21x42 mm²
 ETROC: 21x21 mm² each


Underground Experimental Cavern (UXC)

Underground Service Cavern (USC)

Optical fibers:
 LHC clock,
 fast controls,
 slow controls,
 data





Service Hybrid serving 24 ETROCs
 ETROCs read out by this hybrid are outlined in black



bidirectional links

Max L1 trigger latency: 12.8 μs





Outlook



The **MIP Timing Detector** is the youngest of CMS detectors proposed for Phase 2

- Technical Design Report just approved


Unprecedented size and scope for a timing detector

- instrumental in overcoming pileup levels at HL-LHC
- ETL is the **first large-scale application of UFSD technology**

Essential **ETL timeline**:

- Sensor design choice: Q3 2021
- ETROC final design: Q4 2022
- Start of module assembly: Q4 2023
- Start of module integration: Q2 2024
- **Installation in CMS: Q2 2025**

Additional Material



Gain uniformity





Gain uniformity indirectly evaluated by measuring leakage current in pads

Leakage current in sensor pads

CMS_LG_4X24-95-500-P1 (230 V)

BD Voltage ~ 240/250 V




Leakage current in 6" wafer



Foundries	Sensor type	# Sensors tested	# Warm pads	# Bad pads	Comments
FBK	4 × 24 pads	152	14 (0.1%)	0	bias = 100 V
FBK	5x5 pads	23	4 (0.7%)	0	bias = 300 V
HPK	4 × 24 pads	15	20 (1.3%)	0	bias = 250 V

Pads not connected to ground show a decrease in breakdown voltage, which can be significant (up to 250 V). Effect being addressed with vendors.



ETL module layout




- 1: Power board
- 2: Readout board
- 3: Mounting film
- 4: Readout connector
- 5: High voltage connector
- 6: HV-PP0 connector
- 7: LV-PP0 connector
- 8: VTRx+ assembly
- 9: IpGBT
- 10: GBT-SCA
- 11: DC-DC converters
- 12: Aluminum spacer
- 13: Power board cover




- 1: AIN module cover
- 2: Power board
- 3: Readout board
- 4: VTRx+
- 5: HV-PP0 connector
- 6: LV-PP0 connector
- 7: Support disk
- 8: CO₂ cooling tube
- 9: Power board cover
- 10: DC-DC converters





Cooling



ETL modules will be cooled by means of two-phase CO₂ system

- Distribution through pipes running inside the Al support plate
- Nominal operating point: -35 °C (max -25 °C from simulation)

