

# Recent results on 3D Si Sensor and Electronics developments for future Vertex Detectors

## Adriano Lai\* for the TIMESPOT team

\*INFN – Sezione di Cagliari – Italy



Istituto Nazionale di Fisica Nucleare



Vertex 2019 - A. Lai, TIMESPOT results - October 2019





#### Main target:

Develop and realize a demonstrator consisting of a complete yet simplified tracking system, integrating about 100-1000 read-out channels (pixels), satisfying the following characteristics:

- Space resolution: O (10 µm)
- Radiation hardness: >  $10^{16}$  1 MeV  $n_{eq}$  / cm<sup>2</sup> (sensors) and > 1 Grad (electronics)
- Time resolution: ≤ 50 ps per pixel (target ≈ 30 ps )
- Real time track reconstruction algorithms and fast read-out (data throughput > 1 TB/s)

#### Activities are organized in 6 work packages:

P.I.: A. Lai Cagliari

- 1. 3D silicon sensors: development and characterization (GF. Dalla Betta Trento)
- 2. 3D diamond sensors: development and characterization (S. Sciortino Perugia)
- 3. Design and test of pixel front-end (V. Liberali Milano)
- 4. Design and implementation of real-time tracking algorithms (N. Neri Milano)
- 5. Design and implementation of high speed readout boards (A. Gabrielli Bologna)
- 6. System integration and tests (A. Cardini Cagliari)

Sezioni INFN: Bologna, Cagliari, Genova, Ferrara, Firenze, Milano (+Bergamo), Padova, Perugia, Torino, TIFPA. ≈ 60 heads, ~ 20 FTE. People from LHCb, ATLAS, CMS + others



**Special Credits** 

# For this talk



Main subject:

Preparation and making of 3D-Si lab and under-beam tests

L. Anderlini, A. Bizzeti, A. Cardini, M. Ferrero, G. Forcolin, M. Garau, A. Lai, A. Lampis, A. Loi, C. Lucarelli, R. Mendicino, S. Minutoli, R. Mulargia, M. Obertino, E. Robutti, S. Vecchi

### Some short updates: 28-nm CMOS design

L. Piccolo, A. Rivetti, S. Cadeddu, L. Casu, A. Lai, M. Barbaro, C. Napoli, S. Sonedda, L. Frontini , V. Liberali, A. Stabile, S. Ruhollah Shojaii

In addition, we would like to acknowiedge with great gratitude:

- **PSI** team for valuable technical support during test beam activities
- Rohde&Schwartz Bern for a 1 week free availability of a 100 k€ 8 GHz BW scope

















(A) Pixel-strip (10 pixels connected on the same read-out pad); (B) Single and double pixel;
 (C) Hexagonal (column) pixel device, based on FBK 3D Double Side Technology.
 Devices are connected to electronics by wire bonding (Al, 25 µm diameter, ~ 5 mm length)



# **TCT on test structures**



### Measurements on 1<sup>st</sup> batch in laboratory



Pixel strip device: 10 pixels connected on the same read-out pad. Total capacitance  $\approx$  1.5 pF + bonding

### **Test setup:**

1030 nm pulsed LASER
200 fs native jitter
8 ps on scope ("setup" jitter)
Repetition rate from single
pulse to 40 MHz

Cylindical spot 5 µm diameter MIP-like deposit shape

MIP (~2 fC) deposit amount estimated by means of Charge amplifier, adjustable by optical filtering





# TCT: Time response vs charge deposit (signal amplitude)





Digital CFD (on scope) 10 pixel strip + wire bond connection (total capacitance ≈ 1.5 pF)





# Tests beam @ PSI $\pi$ M1 System inside the black box







# Tests beam @ PSI πM1 Experimental conditions





# Measurement conditions and Istitute Nazionale di Fisica Nucleare





- Trigger is on DUT;
- Waveforms of DUT, MCP1 and MCP2 (and RF) are entirely acquired by the scope;
- DUT time is calculated by applying a numerical CFD algorithm, taking time at 35% of the DUT waveform maximum;
- MCP1 and 2 average time is calculated and used to measure  $\Delta t$  w.r.t. DUT time.





 $\sigma_t$  = 31.8 ps before de-correlation with Time Tagger time measurement

time resolution MCP method CFD 2.599e-11 +/-1.255e-13 time resolution Si method CFD 3.182e-11 +/-3.291e-13 time resolution Si1 method CFD 3.495e-11 +/-3.294e-13 time resolution Si2 method CFD 3.513e-11 +/-3.342e-13 time resolution MCP1 = 1.821e-11 time resolution MCP2 = 1.855e-11

 $\sigma_t$  = 29.8 ps after de-correlation



# $\sigma_t$ table of measurements

### (only indicative, still under study)



Test structure	Front-end	$\sigma_{t}$	
Pixel strip	KU* modified prod. 1 – unshielded	40 – 50 ps	*Kansas
Single pixel	KU modified prod. 1 – unshielded	~ 40 ps	University
Hexagonal column (FBK DS process)	KU modified prod. 1 – unshielded	~ 60 ps	
Double pixel	GE** board SiGe BJT + BB amp – shielded	~ 30 ps	**INFN
Single pixel	GE board SiGe BJT + GALI – shielded	Bad (Oscillations)	Genova
ATLAS Phase2 50x50 with poly connection	KU modified prod. 1 – unshielded	High values (>100 ps) to be better studied.	
Diamond 110	KU modified prod. 2	Under analysis. Smaller S/N ratio	
Diamond 55	KU modified prod. 2	Under analysis. Smaller S/N ratio	

- Performance appear strongly limited by electronics and extrinsic noise (pick-up from EM enviroment, especially MCP). A better/dedicated electronics is needed.
- For practical reasons only collective and wire-bonded pixel structures have been tested (x10 increase in Capacitance)
- Final answer will be given using an integrated front-end



# 1<sup>st</sup> prototype in 28-nm CMOS (presently under test)



- Main purpose: gain confidence on 28-nm CMOS and test technology performance.
- All cells are kept independent and directly accessible from external pins (with a few exceptions)

→ strongly pad-limited

### **Integrated cells:**

- 3 different TDC solutions
- 6-bit DAC + SPI I/F
- 8-channels CSA+Discriminator
- Programmable power (and speed)
- General purpose OPAMP
- LVDS Tx/Rx







Input Signal	Delta		Sensor	
Power [µW]	4.1	7.2	4.1	7.2
$G [\mathrm{mV  fC^{-1}}]$	190	168	150	124
$\sigma_n [mV]$	2.8	2.0	2.8	2.0
ENC[e]	94	77	120	103
<i>t<sub>pk</sub></i> [ns]	16.4	7.7	18.2	10.2
$t_A$ [ns]	2.1	2.1	4.2	3.5
TOT [ns]	100	98	79	78
$SR [mV ns^{-1}]$	53	98	39	68
$\sigma_j$ [ps]	54	21	74	30
$\sigma_p$ [ps]	66	65	67	66
$\sigma_{mm}$ [ps]	33	26	40	29

#### CSA performance is limited by power budget (limit was self-imposed)



#### **TDC schemes**

	DCO (dithering)	Tapped delay	Time Amplifier
Size (µm <sup>2</sup> )	23 x 22	27 x 22	23 x 21
LSB (ps)	190	50	22
RMS (ps)	47	15	37
Power Active (µW)	1200	1200	65
Power Standby (µW)	10	10	34



# PrototipoZero: 1<sup>st</sup> results



#### LVDS transmitter and receiver in loopback configuration. ATLAS AMo8 design

(Designers: G. Traversi & F. De Canio, Bergamo group)

The loopback have a nice eye (Bit Error Ratio < 10<sup>15</sup> @ 1.5 Gbps and low-power mode). AM08 specs is 1.0 Gbps.

This is a very good result by considering that PrototypeZero is wire-bonded and without decoupling capacitors

The LVDS link is "silicon proof" in all modes @1.5 GBps:

- Ultra-Low-Power (ULP, 1.6 mA),
- Low-Power (LP, 2.7 mA),
- Typical (TYP, 4.1 mA)
- High Power (HP, 8.1 mA)





Conclusions



- First unprecedented results on trench 3D Si pixels timing performance have been presented
- The time resolution of trench 3D sensor, 55x55x150 µm<sup>3</sup>, under laser beam has been measured being around 20 ps under 1-MIP-estimated deposit charge.
- The time resolution of the same sensor measured under a 270 MeV/c  $\pi^{\scriptscriptstyle +}$  beam has been measured up to 30 ps
- 3D devices confirm their theoretical excellent performance in timing. Trench geometry shows up being the right direction to go
- Electronics appear to be the limiting factor to system performance
- Optimized electronics design is necessary to achieve the target performance at a system level (both in the lab and in apparatus)
- Further studies on the test beam data and on 28-nm CMOS IC are on the way. Results will be presented very soon.