

# The ATLAS Pixel Detector Upgrade at the High-Luminosity LHC

Jo Pater The University of Manchester (UK) Representing the ATLAS ITk Collaboration VERTEX2019 - Lopud, Croatia - 13-18 October 2019

### Outline



- The Phase-2 Upgrade of the LHC
  → Requirements for the ATLAS Inner Tracker (ITk)
- The ITk pixel detector:
  - Layout
  - Sensors, FE chips, and Modules
  - Support Structures and Cooling
  - Electrical Services / Data Transmission
- Current Status and Near-Future Goals
- Summary

### The LHC and ATLAS



VERTEX 2019 : 13-18 October

### Large Hadron Collider at CERN:

- 27km circumference
- protons and heavy ions
- 4 experiments





#### ATLAS:

 Layered multi-purpose detector: tracking, calorimetry, muon detection

## $\mathsf{LHC} \to \mathsf{HL}\text{-}\mathsf{LHC}$



much higher data

rates and occupancies



"Phase-II" upgrade of ATLAS in ~2025. Upgraded tracker will need to cope with

- average 200 interactions per bunch crossing
  - Currently ~37
- x5 pileup
- -x10 integrated luminosity  $\rightarrow x10$  radiation damage

## The New Inner Tracker



- All-silicon
- Coverage up to  $|\eta| < 4$ ≥ 13 hits / track (barrel) ≥ 9 hits / track (forward)



50 x 10<sup>6</sup>

5 x 10<sup>9</sup>



Material budget ~ 1.5-2.0%X0 per layer

# channels:

### The ITk Pixel Detector





- Sensor choice is region-dependent:
  - Innermost layer ("Layer 0"): 3D silicon
    - Higher radiation tolerance
    - Lower power consumption  $\rightarrow$  easier servicing
    - Pixel size 50x50 μm<sup>2</sup> or 25x150 μm<sup>2</sup>
  - Laver 1:
    - 100µm thick planar Si
    - Pixel size 50x50 μm<sup>2</sup> or 25x150 μm<sup>2</sup>
  - Layers 2-4: 150µm thick planar Si, 50x50 µm<sup>2</sup> pixels
- Innermost two layers will be replaced at half-lifetime (~2000 fb<sup>-1</sup>)



VERTEX 2019 : 13-18 October

### Modules



#### **The Front-End Chip**

- Being developed by the RD53 collaboration
  - Joint ATLAS-CMS effort
    - Rad-hard chip design, software and prototypes
  - 65nm technology
  - Final chip will be
    - 400 x 384 (153,600) 50x50 µm<sup>2</sup> pixels
    - 2.0 x 2.1 cm<sup>2</sup>
  - Trigger frequency up to 4 MHz
  - Shunt-LDO regulator for serial powering
- "RD53A" prototypes being tested:
  - Half size
  - Missing some features needed in production chips → RD53B
- RD53A-based ATLAS-pixel system tests planned for early 2020
  - On realistic local support structures





- 1 or 4 FE chips bump-bonded to sensor
  - Single-chip modules in L0
  - "Quads" elsewhere (pictured above right)

**Hybrid Modules** 

- Striving for a common design for layers 2-4:
  - envelope is defined that works for all subsystem geometries
- Cu-Kapton flex hybrid glued to sensor
  - Provides connection to power, slow controls and data distribution
  - Wire bonds to ASIC
    - Encapsulated as baseline
  - "pigtails" will be subsystem-specific
- Serially-powered to reduce cable mass
  - Up to 14 modules in a single power chain
  - Up to 7A per module





8

• Support structures are specialized by region:



- All structures are made of carbon-based materials...
  - Low mass, high stability, high thermal conductivity
  - ...and cooled by evaporative CO<sub>2</sub> in thin-walled Ti pipes

## **Outer Barrel Supports**



- Modules are glued to TPG tiles, which are then attached to supporting structures with integrated cooling pipes:
  - In the central (low- $\eta$ ) region modules are "flat", on lightweight open structures called "longerons"; adjacent rows of modules overlap in  $\phi$
  - In the mid- $\eta$  region, novel inclined-module layout keeps modules ~normal to high- $p_t$  tracks
  - Services (cooling and electrical) run along the longerons and the ring-support cylinder







## **Outer Endcap Supports**



- Single rows of modules on half-rings  $\perp$  to beampipe:
  - 3 layers of half-rings loaded into half-cylinders
  - Rings are strategically placed in z to provide hermeticity in η
- Half-rings are C-foam / C-fibre "sandwiches" with embedded cooling pipe
- Cooling feed and exhaust lines, and electrical cables, run between outer rims of rings and inner surface of cylinder



VERTEX 2019 : 13-18 October

### Inner System Supports



- The inner system will be contained inside an Inner Support Tube and will be replaced once (at ~2000 fb<sup>-1</sup>)
  - Short 2-layer flat barrel + long section of rings (3 types)
  - Cooling feed/exhaust and cables run along the quarter shell



### **Electrical Services** (power, data, monitoring)



- Local supports hold "PP0"s with connections to modules
- "Type-I" cables carry services into / out of the detector
  - Twisted pairs for power and monitoring/interlocks
  - Data is on twin-ax cables inside the detector with electrical-to-optical conversion outside
    - Accessible, lower radiation
  - Extremely challenging to fit everything in the limited space (next slide)
- Successive steps of patch panels, thicker cables ... up to services caverns





are on the half-ring:

- Bus tape
- "EoS" card (PP0)



#### Data Transmission and Type-I Service Space



Type-I services (cooling pipes and cables) must fit between layers in very constrained spaces.

- Exacerbated by large number of data twin-ax cables
  - Each FE chip needs up to four 1.28 Gb/s output lines
  - No on-module aggregation
- Challenging!
  - Exploring ways to reduce number of cables e.g. RD53 uplink sharing
  - Also re-examining services engineering schemes





### **Current and Near-Future**



### Most activities are in mid-to-late R&D phase:

- Lots of ongoing work with prototypes:
  - Testbeams
  - Irradiation campaigns
  - Thermo-mechanical and electrical testing of supports and services
  - → Finalization of procurement and production procedures, quality assurance and quality control
- Modules, Services and Global Supports are preparing for Preliminary Design Reviews
- Sensors, FE chips, Local Supports are preparing for Final Design Reviews
- Some market surveys ongoing

### Summary



- The LHC→ HL-LHC upgrade requires a new tracker (ITk) for ATLAS, with tough requirements.
- Features of the ITk pixel detector:
  - 5 layer coverage to  $|\eta| < 4$
  - New FE chip (RD53) and sensor (3D, planar) development
  - serially-powered
  - $-CO_2$  cooled
- Main challenges: Space and Time !
- Most aspects currently preparing for Design Reviews
  - Pre-production to follow