

CI for Engineering

Use in EP-ESE-ME (ASIC and FPGA projects)

`stefan.biereigel@cern.ch`

`szymon.kulis@cern.ch`

Motivation

- ▶ CI maps well to collaborative projects (ASIC design, FPGA-based ASIC test setups) with multiple developers
- ▶ Gitlab CI already heavily used for IpGBT ASIC development
 - ▶ regression testing (RTL testbenches, synthesis / implementation warnings / errors)
 - ▶ ensuring compatibility with all target platforms (Software builds on Docker images)
 - ▶ providing artifacts (libraries, code, FPGA bitfiles) to developers and testers
 - ▶ collaboration on documentation, automated publishing (Sphinx)
- ▶ currently being picked up for smaller research projects together with new verification approaches

CI application examples in section projects

- ▶ **IpGBT-rtl** - digital design components of ASIC project, using Cadence EDA tools
 - ▶ automatically checks new code submissions for introduction of warnings to build process
 - ▶ runs HDL test benches (regression testing)
- ▶ **IpGBT-tester** - FPGA project using Xilinx FPGA toolchain and IPbus libraries
 - ▶ builds IPbus software libraries + Python bindings
 - ▶ generates dynamic VHDL code from IPbus register map (using toolchain built before)
 - ▶ runs FPGA implementation process, generates bitfile
 - ▶ deploys compiled software and bitstream to test system, run regression tests on actual hardware
- ▶ **ADPLL** - research ASIC project, using Cadence and open source EDA tools
 - ▶ uses open source software stack (Python + cocotb + iverilog) for verification
 - ▶ regression testing for digital design components (using python testbenches)

Resource requirements and possible improvements

- ▶ resources typically required
 - ▶ support for multiple, long-running jobs in parallel
 - ▶ CPU, disk space, RAM footprint can be significant
 - ▶ EDA tools and associated licenses: Xilinx, Intel (Altera), Microchip, Cadence, etc.
- ▶ areas for possible improvements
 - ▶ pool of centrally managed GitLab runners with common FPGA / ASIC tools (running on capable hardware)
 - ▶ more capable OpenStack flavors
 - ▶ centralized repository of EDA tools, usable from OpenStack instances
 - ▶ support for open source tools (iverilog, ghdl, cocotb, hdlmake, recent Python versions, ...)
 - ▶ templates / skeletons for common CI tasks, encouraging "unified approach" to CI
 - ▶ license management system for CI jobs (check license availability, acquire / release licenses)