

Cause-and-Effect Matrix specifications for interlock based systems


Borja Fernández Adiego (CERN)

Contains Joint work of Enrique Blanco, Roberto Speroni (CERN) H. Hamisch, M. Bonet, M. H. de Queiroz (Universidade Federal de Santa Catarina, Florianópolis, Brazil)

Context

Specifications for interlock logic in

Industrial controls and Safety Systems




Main problems with specifications

1. Ambiguous specification Functional Process expert Safety expert 2. Incomplete specification Specification **Complex** specification 3. Controls expert

Specification options for stateless logic (some examples)

Logic diagram

Boolean expression



Specification options for stateless logic (some examples)

Cause and Effect Matrix

		Description			
StateOfElements	Tag	N_EISa_Safe{1}[1]	N_EISa_Safe{1}{2]	N_EISa_Safe{1]{3]	
Description	Tag		1	2	3
Assignment of element [n] to safety chain {i}	SC-S{1}[1]	1	N,A1,A2,A3,A4		
Installation of door contact [n]	I_EISa_Pos[1]	2	A3,A4		
Installation of emergency handle [n]	I_EISa_PU[1]	3	A2,A4		
Feedback of door contact [n]	I_EISa_Pos_Stat[1]	4	A1,A2		
Feedback of emergency handle [n]	I_EISa_PU_Stat[1]	5	A1,A3		
Bypass on element (both door contact and emergency handle) [n]	I_EISa_Bypass[1]	6	A2,A3,A4		
Assignment of element [n] to safety chain {i}	SC-S{1}[2]	7		N,A1,A2,A3,A4	
Installation of door contact [n]	I_EISa_Pos[2]	8		A3,A4	
Installation of emergency handle [n]	I_EISa_PU[2]	9		A2,A4	
Feedback of door contact [n]	I_EISa_Pos_Stat[2]	10		A1,A2	
Feedback of emergency handle [n]	I_EISa_PU_Stat[2]	11		A1,A3	
Bypass on element (both door contact and emergency handle) [n]	I_EISa_Bypass[2]	12		A2,A3,A4	
Assignment of element [n] to safety chain {i}	SC-S{1}[3]	13			N,A1,A2,A3,A4
Installation of door contact [n]	I_EISa_Pos[3]	14			A3,A4
Installation of emergency handle [n]	I_EISa_PU[3]	15			A2,A4
Feedback of door contact [n]	I_EISa_Pos_Stat[3]	16			A1,A2
Feedback of emergency handle [n]	I_EISa_PU_Stat[3]	17			A3,A1
Bypass on element (both door contact and emergency handle) [n]	I_EISa_Bypass[3]	18			A2,A3,A4



Case Study

□ Applicability of CEM

Conclusions

Case Study – CERN test bench facility

• Test benches for superconducting magnets (SM18, FAIR, B311)

- **Risks** to personnel and equipment
 - Cryogenics
 - Vacuum
 - Power converters
 - Cooling & ventilation


 Need for Safety Instrumented Systems (IEC 61511 standard)



• Specification was divided in **Operational requirements** and **Safety requirements**

Case Study – CERN test bench facility

- 5 test benches and 4 different power converters
- **42 analogue input signals** (e.g. temperature and voltage sensors)
- 130 digital input signals (e.g. flow switches, commutators feedbacks)
- 56 output signals (e.g. digital relays to operate the power converters)



Case Study – Operational specification

Test Types

				,		=CT
-						C1
			Signal name	LONGUE	HFM	
	CONFIG.		MTBG Q_TO_CRYO_MIN_CUR_PC20	XXX Á	xxx A	
	Z		MTBG_Q_TO_CRYO_MIN_CUR_PC10			
SCADA 🛛	8		PC selection (PC20, PC10, PC600_1, PC600 QH selection (QH 1- 8)	0_2)		<u> </u>
	Ē	Dee	PC10_INV_POL_selection (POLA or POLB)			<u> </u>
Commands	TEST	Par.	TEST_selection_on_DIODE_STATION			
commanus -	-		(DIODE / LEAD) LEAD3_INSTALLED_on_LONGUE			<u> </u>
			MTBG_QH_MIN_VOLT	xxx V	xxx V	
			MTBG_MAGNET_PHASE			
			31 MTBG TROLLEY REST DIODES	if PC = PC20, 1	if PC = PC20, 1	
			32 MTBG_TROLLEY_CONN_AUX	if PC = PC20, 0	if PC = PC20, 0	
			33 MTBG_TROLLEY_REST_AUX 34 MTBG_COM20_CC	if PC = PC20, 1 if PC = PC20, 0	if PC = PC20, 1 if PC = PC20, 0	
			35 MTBG_COM20_CC	if PC = PC20, 0	if PC = PC20, 0	
				7.00 D000 A	TYPE OF TEST TO SE	FCT
Process						
11000035			Signal name	LONGUE	HFM	
	ci I					
Inputs	문		MTBG_Q_TO_CRYO_MIN_CUR_PC20	xxx A	XXX A	
	CONFIG		MTBG Q TO CRYO MIN CUR PC10 PC selection (PC20, PC10, PC600 1, PC600			<u> </u>
	8	-	QH selection (QH 1- 8)			<u> </u>
	EST	Par.	PC10_INV_POL_selection (POLA or POLB) TEST_selection_on_DIODE_STATION			
	+	i ui.	TEST_selection_on _DIODE_STATION (DIODE / LEAD)			
			LEAD3 INSTALLED on LONGUE			<u> </u>
			MTBG_QH_MIN_VOLT MTBG_MAGNET_PHASE	xxx V	xxx V	
			26 MTBG_Q_TO_CRYO_DIODES			
	SIGNALS	S	27 MTBG_Q_T_CRYO_AUX			
	N.	TDUT	28 MTBG PC20 CUR TO CRYO	MTBG_PC20_CUR	MTBG PC20 CUR	
	80	5	29 MTBG_PC10_CUR_TO_CRYO	MTBG_PC10_CUR	MTBG_PC10_CUR	
		-	30 MTBC_D0000_1_0UD_TO_0DV0 31 MTBG_PC600_2_CUR_TO_CRYO	MTBC_P0000_1_0UR MTBC_PC600_2_CUR	MTDC_D0000_1_0UD MTBG_PC600_2_CUR	
	оитрит	GITAL	32 MTBG QH CONN CHECK	ACTION TAKEN BY OPERATOR	ACTION TAKEN BY OPERATOR	
	5		33 MTBG_QH_CONN_CHECK_2			
	ō		34 MTBG_CMD_QH_SWITCH_LONGUE 35 MTBG_CMD_QH_SWITCH_HFM	ACTION TAKEN BY OPERATOR executed only if MTBG_V_QH1-16 = 0)	0 ACTION TAKEN BY OPERATOR executed only if MTBG V QH1-16 = 0)	
Ducces		-	36 MTBG_CMD_QH_SWITCH_DIODES	0		
Process			37 MTBG CMD QH SWITCH AUX	0	0	
		-	38 MTBG_CMD_INV_POLA 39 MTBG_CMD_INV_POLB		if PC = PC10, 1 when POLA selected if PC = PC10, 1 when POLB selected	
Outpute			40 MTBG_PC600_1_PERMIT	if PC = PC600_1, 1 when all input conditions fullfilled	if PC = PC600_1, 1 when all input conditions fullfilled	
Outputs			41 MTBG_PC600_1_DIRECT_PA?			
•			42 MTBG_PC600_2_PERMIT	if PC = PC600_2, 1 when all input conditions fullfilled	if PC = PC600_2, 1 when all input conditions fullfilled	
		-	43 MTBG_PC600_2_DIRECT_PA? 44 MTBG_PC10_PERMIT		if PC = PC10, 1 when all input conditions fullfilled	
			44 MTBG_PC10_PERMIT		II PC - PCTU, 1 when an input conditions fullimed	
			46 MTBG_PC10_MCB_CMD		if PC =PC10, [pulse of 1s to 0, 100ms after MTBG_NO_Q_DETECT_HFM = 0 ;	
					1 if MTBG_NO_Q_DETECT_HFM = 1]	
			47 MTBG_PLC_EE10_OPEN_RQ 48 MTBG_CLOSE_EE10 (500ms positive pulse)		If PC = PC10, [1 if MTBG_PC10_EE_OPEN_RQ = 1] if PC = PC10, ACTION taken by OPERATOR - See graphcet	
		-	48 MTBG_CLOSE_EE10 (500ms positive pulse) 40 MTBC_DESET_EE10 (500ms positive pulse)		IFPC = PC10, ACTION taken by OPERATOR - See graphcet	
		H				

Case Study – Operational specification

	Condition	Test_A	Test_B
SCADA	SEL_PC	PC1 / PC3 / PC4	PC1 / PC2 / PC3 / PC4
Process	CRYO_A	1	
Sensors	CRYO_B		1
	DAQ_A	1	
	DAQ_B		1
		•••	
Process	PC1_OPER	if PC1, 1 when all conditions fulfilled	if PC1, 1 when all conditions fulfilled
Actuators	PC2_OPER		if PC2, 1 when all conditions fulfilled
		•••	

- Simple and convenient formalism for the process engineer
- but **ambiguous** specification

Case Study – Safety specification

FMEA risk analysis

Repère	Principal équipement en	Principaux composants	Fonction	Modes de défaillance	Effets de la défaillance	Causes potentielles	Événements redoutés pour la sécurité des	Sécu	Paraı rité de	nètre s perso	onnes	Niveau SIL cible (Sécurité)
	rapport avec le PLC (Inputs / Outputs)	Associés à la fonction		potentielle			opérateurs	С	F	Р	w	
1	wcc	Contrôleur de débit TOR PLC	Détecter un débit d'eau	Indication erronée	Plus de débit d'eau	Contrôleur de débit hors service	Dommages aux équipements : Brûlure des câbles, explosion	1	/	/	3	Pas d'exigence de sécurité particulière
		Sondes de température PLC	Mesurer la Température de l'eau	Lecture erronée	Pas de refroidissement des câbles Cuivre.	Sondes de température défectueuse	des flexibles. Eau sur les équipements électriques.	1	/	/	3	SIF1 (SIL1)
2							Brûlure par contact. Brûlure par projection d'eau chaude.					
							Effet domino : Incendie					

Reference	SIF1_PC10
Related risk	Risk analysis references 1 and 2
Functionality	Shutdown the PC (10KA) if the corresponding temperature of the cable is high (thermoswitch signal = 0) or the water flow is low (switch signal = 0)
Formalized	If (
functionality	NOT MTBG_WCCF_HFM_BIS_P OR
	NOT MTBG_WCCF_HFM_BIS_M OR
	NOT MTBG_WCCT_PC10_EE10 OR
	NOT MTBG_WCCT_EE10_INV OR
	NOT MTBG_WCCT_INV_HFM
)
	Then (MTBG_PC10_PERMIT_Q = FALSE)
Safety level	SIL1
Safety mode	Low demand

Safety

Function

Specification

- Unambiguous specification
- But no tool support:
 - Test cases generation
 - Verification cases generation
 - Code generation

Cause and Effect Matrix (CEM)

- A compact and intuitive graphical representation of Boolean expressions
- Adequate to **represent stateless logic**, where a given output depends only on a combination of the current input signals
- There are many variants of CEMs and the companies adopt the semantics that best adapt to their processes and engineering practices
 - SIMATIC Safety Matrix (Siemens Product)
 - IEC 62881:2018. Cause and effect matrix

Cause and Effect Matrix (CEM)

$$\begin{bmatrix} Q01\\ Q02 \end{bmatrix} = \begin{bmatrix} I01 \lor TON(I02, 20s) \lor (\neg I03 \land I04) \\ I02 \land (I03 \lor \neg I04) \end{bmatrix}$$

Effect	Q01	Q02
Cause		
I01	X	
I02	TON20	A1,A2
I03	NA1	A1
I04	A1	NA2

Cause and Effect Matrix (CEM) _

	Condition	Test A	Test B
SCADA	SEL_PC	PC1 / PC3 / PC4	PC1 / PC2 / PC3 / PC4
Ę			
Process	CRYO_A	1	
Sensor	CRYO_B		1
	DAQ_A	1	
	DAQ_B		1
Process	PC1_OPER	if PC1, 1 when all conditions fulfilled	if PC1, 1 when all conditions fulfilled
	PC2_OPER		if PC2, 1 when all conditions fulfilled

(a) Top Operational CEM						
	Effect	PC1	_OPER	PC2_OPER		
Cause						
SEL_PC1		A1,A2,	A3,A4,A5			
SEL_PC2				A1		
TEST_A			A1			
TEST_B			A2	A1		
TEST_C		A3				
TEST_D		A4				
TEST_E			A5			
	(c) Bo	ttom Oper	ational CEM	4		
		Effect	TEST_A	TEST_B		
Caus	se					
SEL_TE	ST_A		A1			
SEL TE			A1			
CRYO		A1				
CRYO	_B			A1		

A1

A1

DAQ_A

DAQ_B

Variable discretization

Reference	SIF1					
Related risk	Risk an	Risk analysis reference 1				
Functionality	corresp water-c	wn the power converter if the onding temperature of the ooled cable is high (<i>FALSE</i>) water flow is low (<i>FALSE</i>)				
Formalized functionality	$\vee \neg T$	$M_1 \wedge CON_A \wedge (\neg TSH1$ $SH2 \lor \neg FSL1 \lor \neg FSL2))$ $C1_PP = 0$				
Safety Level	SIL2					
Operation mode	Low de	mand				

(b) Top Safety CEM						
	Effect	PC1_PP	PC2_PP			
Cause						
SIF1	l	NA1				
SIF2		NA1				
SIF3	[NA1			
SIF4	[NA1	NA1			
PC1_OPER		A1				
PC2_OPER			A1			

(d) Bottom Safety CEM						
Effe	ect	SIF1	SIF2			
Cause						
COM_1		A1,A2,A3,A4				
CON_A		A1,A2,A3,A4				
TSH1		NA1				
TSH2		NA2				
FSL1		NA3				
FSL2		NA4				


Cause and Effect Matrix (CEM)

	(a) Top Operational CEM							
		Effect	PC1_OPER	PC2_OPER				
	Cause							
SI	EL_PC1		A1,A2,A3,A4,A5					
SI	EL_PC2			A1				
Т	EST_A		A1					
Т	EST_B		A2	A1				
Т	EST_C		A3					
Т	EST_D		A4					
Т	EST_E		A5					
	(c) Bottom Operational CEM							

Cause	Effect	TEST_A	TEST_B
SEL_TEST_A		A1	<u> </u>
SEL_TEST_B			A1
CRYO_A		A1	
CRYO_B			A1
DAQ_A		A1	
DAQ_B			A1

(b) Top Safety CEM					
Effect	PC1_PP	PC2_PP			
Cause					
SIF1	NA1				
SIF2	NA1				
SIF3		NA1			
SIF4	NA1	NA1			
PC1_OPER	A1				
PC2_OPER		A1			

(d) Bottom Safety CEM					
	Effect	SIF1	SIF2		
Cause					
COM_1		A1,A2,A3,A4			
CON_A		A1,A2,A3,A4			
TSH1		NA1			
TSH2		NA2			
FSL1		NA3			
FSL2		NA4			



- **Code** generation (when possible)
- Test case generation
- Verification cases generation

SISpec: CEM Editor

📧 SISpec

oject View								
Specification	Signal Table	e 🗶	SIF1 🗙	Power_Permits 🗙				
 Digital Signals Analog Signals 								
 Safety Matrices 				MTBG_PC10_PERMIT_	Q MTBG_PC20_PERMIT_Q	MTBG_PC600_1_PERMIT_Q	MTBG_PC600_2_PERMIT_Q	
 Bottom Level 		SIF1_F	C20		NA1			
SIF1 SIF5		SIF1_PC10		NA1				
SIF9 SIF7		SIF			NA1			
SIF6			2					
SIF2 Auxiliar		SIF3_P	PC10	NA1				
SIF3		SIF3_F	C20		NA1			
SIF4 SIFs_10_11		SIF4_F	C20		NA1			
 Top Level Power_Permits 		SIF4_PC				NA1		
 Operation Matrices 							NIAA	
 Bottom Level Common 		SIF4_PC	600_2	_			NA1	
Aux_PC20a Aux_PC600_1		SIF5_P	PC10	NA1				
Aux_PC600_2		SIF5_F	C20		NA1			
Test_Types Aux_PC20b		SIF5_PC600_1				NA1		
Aux_PC10 Quench_Heater		SIF5_PC	600_2				NA1	
Top_Level_Alarms Top Level		SIF6_P	20_1		NA1			
Cryo Safety_Matrices_a		SIF6_PG	20_2		NA1			
Safety_Matrices_b Flashboxes		SIF7_F	PC10	NA1				
Energy_Extraction Power_Converters		SIF7_F	C20		NA1			
Quench_Heaters Polarity_Inverter		SIF7_PC	600_1			NA1		
		SIF7_PC	600_2				NA1	
	Object Inspec	rtor					Log	
	Attributes						,	
Name:		Power_Permits						
	Is Safety:							
	Level:	topLevel						
		In this matrix the power permit signals for each power converter are set according to the SIFs' signals						

Conclusions

CEM pros	CEM cons	Future directions
 Simple and graphical mechanism Allows a better communication between control, process and safety experts 	 Not appropriate for all types of processes. Mainly convenient for stateless interlock logic 	 Extension of the CEM semantics to different activation logics (rising edges, pulses, etc.)
 Trivial generation of the PLC code Allows automatic generation of test and verification cases Improved maintainability of the PLC code and traceability of the whole project 	 Certain Boolean logic may be difficult to express in one single CEM (auxiliary CEMs may have to be Included) 	 PLC code generation and integration in the development cycle of SISs and interlock-based control systems