

Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays

Impact of X-ray induced radiation damage on FD-MAPS of the ARCADIA project

T. Corradino, S. Matiazzo, <u>Coralie Neubüser</u>, L. Pancheri on behalf of the ARCADIA collaboration


01/07/2021

22nd International Workshop on Radiation Imaging Detectors

ARCADIA sensor

design based on SEED project






- 110 nm CMOS process with 1.2 V transistors, developed in collaboration between INFN and LFOUNDRY
- fully depleted, charge collection by drift
- backside processing (diode+GR on back)
- low resistivity epi-layer for delayed on-set of punch-through currents
- \rightarrow first realized in SEED project in 100 300 μ m (< 100 μ m n-substrate in epi, bias from front) \rightarrow first Si of ARCADIA engineering run just arrived

targeted applications:

- medical scanners high rates 10-100 MHz/cm²
- future lepton colliders fast charge collection/large area
- space applications low power consumption 5-20 mW/cm²

TIFPA Trento Institute for Fundamental Phys and Applications


2D TCAD simulation of 3 'standard' $25\mu m$ pitch pixels, $50\mu m$ thickness




Values of $V_{dpl}/V_{pt}/V_{pw}$ determined from I-V curves.


TIFPA Trento Institute for Fundamental Physics and Applications


2D TCAD simulation of 3 'standard' $25\mu m$ pitch pixels, $50\mu m$ thickness



- $V_{ntop} = 0.8V$, starts depletion from back side
- V_{dpl} = −7V, epi-layer not fully-depleted but single collection electrodes electrically isolated








Values of $V_{dpl}/V_{pt}/V_{pw}$ determined from I-V curves.

TiFPA
Trento Institute for Fundamental Physics and Applications


2D TCAD simulation of 3 'standard' $25\mu m$ pitch pixels, $50\mu m$ thickness



Values of $V_{\rm dpl}/V_{\rm pt}/V_{\rm pw}$ determined from I-V curves.

TIFPA Trento Institute for Fundamental Physics and Applications

2D TCAD simulation of 3 'standard' $25\mu m$ pitch pixels, $50\mu m$ thickness




Values of $V_{dpl}/V_{pt}/V_{pw}$ determined from I-V curves.


SEED Pseudo-Matrices (PMs)







backside




- pixels short-circuited per different pixel pitch matrix:
 - \triangleright 8 × 9 pixels of 50 μ m pitch
 - ▶ 16×18 pixels of 25μ m pitch
 - 40 × 45 pixels of 10μ m pitch
- tests in micro-beam of 2MeV p⁺ in Zagreb doi:10.1109/TED.2020.2985639, doi:10.1088/1748-0221/14/06/C06016

SEED Pseudo-Matrices (PMs)

$100 \mu m$ thick substrate






SEED results on MATISSE chip

Monolithic AcTIve pixel SenSor Electronics doi:10.1109/NSSMIC.2017.8532806






- ► 24 × 24 active pixel array
- \triangleright (50 × 50) μ m² pixels
- part. integrated electronics (analog and digital in-pixel)
- 4 sectors read out in parallel
- analog gain 130 mV/fC (2.1 mV/100 e⁻)

scan with 55 Fe, 300μ m thick at $V_{back}=200$ V ($V_{dpl}=100$ V), clustering applied with SNR \sim 6

Clock frequency 3.125 MHz, 12.8 µs integration time



different sensing diode designs, possibility to exploit for investigations of surface damage...

X-ray induced radiation damage

gamma rays < 300 keV only penetrate surface

Mechanism of oxide charge and trap


Trento Institute for Fundamental Physics and Applications

GATE OCALIZED STATES

IN SiO, BULK

1. ionising radiation creates e/h pairs in the SiO₂ (passivation laver)

- 2. some charge carriers recombine, others drift according to electric field to electrode or Si-SiO₂ interface
- 3. holes move slowly towards Si-SiO₂ interface ("polaron hopping") and get trapped by oxygen vacancies to form so-called oxide charges (N_{ox})
- 4. interface traps (donor/acceptor states in Si)
- \rightarrow oxide charge concentration of SiO₂ possible to measure with MOS capacitors/gated diodes



creation:


GENERATED BY IONIZING

Modelling of surface damage in TCAD





following New Perugia model: AIDA2020 report

- included positive oxide charge, and 1 acceptor + 1 donor trap
- parametrized on p-type Si from different producers



- oxide charge 6.5 · 10¹⁰ cm⁻³ at dose=0
- accumulation layer of negative charges below the SiO₂






Modelling of surface damage in TCAD




following New Perugia model: AIDA2020 report

- included positive oxide charge, and 1 acceptor + 1 donor trap
- parametrized on p-type Si from different producers



simulation studies suggest:

- smaller electrode alone not effective in capacitance reduction
- reduction of 'free' gap between electrode and pwells preferred to reduce impact of positive charges




C. Neubüser et al., "Sensor design optimization of innovative low-power, large area MAPS for HEP and applied science" submitted to Frontiers in Physics, arXiv:2011.09723

 \rightarrow validation in data..

Variation of MATISSE pixels







- in total 8 different pixel geometries
- ▶ after different TIDs difference found in noise level of the sectors → compare with prediction in simulations using our 2-trap + positive oxide charge model
- 2 types of TCAD domains: octagonal/square pwells

irradiation study performed with:

- X-ray tube with Tungsten anode
- peak photon energy of 10 keV
- 2 Mrad/h at room temperature


Comparison of simulations with data




simplified Equivalent Noise Charge (ENC) estimation

MATISSE signal from switched integrator with Correlated Double Sampling

$$ENC^{2} = \left(\left(C_{in} + C_{d} \right) \cdot K1 \right)^{2} + \left(\sqrt{I_{leak} * t_{int} / q_{e}} \right)^{2}$$
 (1)







- relation of increased capacitance/noise with 'free' area between electrode and pwell validated, especially for higher doses
- ▶ 10% difference in K1 translates directly in 10%
- \blacktriangleright surface damage model (+ I_{leak} of few pA) does not describe the large noise increase $\leq 1\,\mathrm{Mrad}$
- damage of transistors? MOSFETs currently under test in INFN Pavia

Capacitances of SEED PMs and comparison to simulations



- at fixed backside voltage $(V_{dpl} < V_{phot} \le V_{pt})$
- voltage sweep of pwell bias increase of epi layer depletion
- parasitic capacitances neglected
- good agreement of data/simulation at operating voltage 0.8 V
- data limited by measurement accuracy
- reproduce the capacitance behavior with frequency






First look at ARCADIA engineering run



Trento Institute for Fundamental Physics and Applications

large set of test-structures, here 1.5 \times 1.5 mm 2 Pseudo-Matrices


frontside



backside



BI-I




- operating range limited by high currents, damaged surrounding structures
- predictions of depletion from simulations not yet match data, improvement after dicing expected

First look at ARCADIA engineering run



large set of test-structures, here 1.5 imes 1.5 mm 2 Pseudo-Matrices



- simulation predicts lower capacitance, but could be effected by contact issues on backside
- multi-dimensional parameter space in simulations to be matched to data
- test-structures include pad diodes, and MOS capacitors → allows for doping profile per wafer, oxide charge measurements

Conclusions



- ARCADIA sensor technology successfully tested in previous runs
- surface damage non-negligible impact on pixel capacitances
- ightharpoonup model prediction in ${\sim}10\%$ agreement with measurements passive matrices
- MATISSE chip with integrated electronics shows excess noise after 10Mrad, not explainable by capacitance increase of sensor
- first look at Si of the ARCADIA engineering shows functional matrices, however final results have to be acquired from singulated structures

Outlook

systematic study of PMs and other test-structures on all thicknesses and pixel flavors planned this summer

Other activities

- ightharpoonup DAQ for ARCADIA Main Demonstrator chip $(1.3 \times 1.3) \, \mathrm{cm}^2$ ready
- telescope of 6 ARCADIA MD chips planned for cosmics and possibly testbeam in autumn
- 2nd engineering run on the way.. include a specialized test chip for timing (ALICE3 TOF layer), new sensor designs and electronics

Conclusions



- ► ARCADIA sensor technology successfully tested in previous runs
- surface damage non-negligible impact on pixel capacitances
- ightharpoonup model prediction in ${\sim}10\%$ agreement with measurements passive matrices
- MATISSE chip with integrated electronics shows excess noise after 10Mrad, not explainable by capacitance increase of sensor
- first look at Si of the ARCADIA engineering shows functional matrices, however final results have to be acquired from singulated structures

Outlook

 systematic study of PMs and other test-structures on all thicknesses and pixel flavors planned this summer

Other activities

- ightharpoonup DAQ for ARCADIA Main Demonstrator chip $(1.3 imes 1.3)\,\mathrm{cm}^2$ ready
- telescope of 6 ARCADIA MD chips planned for cosmics and possibly testbeam in autumn
- 2nd engineering run on the way.. include a specialized test chip for timing (ALICE3 TOF layer), new sensor designs and electronics

THANK YOU FOR YOUR ATTENTION!

ARCADIA collaboration

TIFPA
Trento Institute for Fundamental Physics and Applications

INFN - Bologna, Milano, Padova, Perugia, Pavia, TIFPA, Torino

Many thanks!

F. Alfonsi, G. Ambrosi, A. Andreazza, E. Bianco, G. Balbi, S. Beolè, M. Caccia, A. Candelori, D. Chiappara, **Thomas Corradino**, T. Croci, M. Da Rocha Rolo, G. F. Dalla Betta, A. De Angelis, G. Dellacasa, N. Demaria, L. De Cilladi, B. Di Ruzza, A. Di Salvo, D. Falchieri, M. Favaro, A. Gabrielli, L. Gaioni, S. Garbolino, G. Gebbia, R. Giampaolo, N. Giangiacomi, P. Giubilato, R. Iuppa, M. Mandurrino, M. Manghisoni, **Serena Mattiazzo**, F. Nozzoli, J. Olave, **Lucio Pancheri**, D. Passeri, A. Paternò, M. Pezzoli, P. Placidi, L. Ratti, E. Ricci, S. B. Ricciarini, A. Rivetti, H. Roghieh, R. Santoro, A. Scorzoni, L. Servoli, F. Tosello, G. Traversi, C. Vacchi, R. Wheadon, J. Wyss, M. Zarghami, P. Zuccon


BACKUP

ARCADIA MD1 - specs

trigger-less, and binary readout



- matrix core 512×512 pxls of $25 \mu m$ pitch
- pixels are $\sim (50/50)\%$ analog/digital
- sensor diode about 20% of total area
- clock-less matrix (to minimize power dissipation)
- pixel regions propagate the output data to the periphery



Manuel Rolo, INFN Torino