

## HV-MAPS Technology




Figure 1: HV-MAPS Schematic (NIM A582 (2007) 876-885)

- Integrated readout electronics and sensor (low material budget)
- Use commercial CMOS process (cheaper than hybrid sensors)
- Fast charge collection via drift
- Technology for the Mu3e Pixel Tracker and a candidate for other future detector applications like LHCb, CLIC and PANDA (ATLAS)

## Technology Computer-Aided Design

Use computer simulations to develop and optimize semiconductor technologies and devices

### Why TCAD?

- Fabrication process and electrical behavior
- Tiny and complex structures in 2D and 3D
- Save time and money
- Complement to laboratory measurements
- Estimation and optimization of essential properties of the sensor performance (Breakdown Voltage, Charge collection time, Pixel Capacitance, ...)




Figure 2: MuPix8 pixel cell design

### Process Flow

1. Structure Simulation ( Device structure and doping profiles)
2. Device Simulation (Physical models: mobility, recombination, avalanche)
  - Quasistationary (Breakdown Voltage, Capacitance, Electric Field ... )
  - Transient simulation of Minimum Ionizing Particle (MIP) (Charge collection process)

## Substrate Resistivity

### • Electric Field and Depletion zone




Figure 3: Electric Field in a reverse bias p-n junction

## Pixel Dimensions

### • Diode Capacitance ( $C_0$ )




Figure 4: Normalized diode Capacitance in a 80  $\Omega\text{cm}$

$$\frac{C_0}{\mu\text{m}} = (-1.538 * |V| + 539) * 10^{-5} * \text{width} + 0.18$$

## Pixel Isolation

Why? Electron accumulation layer due to a positive charge density in Si-SiO<sub>2</sub> interface from  $10^{11}$  to  $10^{12} \text{ cm}^{-2}$




Figure 5: Radiation damage effect at Si-SiO<sub>2</sub> interface

MuPix8 Interpixel Capacitance:  $\sim 20 \text{ fF}$  without isolation @ -60 V, 80  $\Omega\text{cm}$

### • Breakdown





Figure 7: Maximum Electrical Field

### Where?

1. p-spray - n-well junction
2. Between HV and diode first metal layer

### • p-stop



### • p-spray




Figure 6: Isolation techniques for adjacent n-well implants (top) and electron concentration (bottom)

### • Interpixel Capacitance ( $C_1$ )




Figure 8: Interpixel Capacitance in a 80  $\Omega\text{cm}$ , for p-stop isolation and 18  $\mu\text{m}$  distance between diodes

## Shallow p-well




Figure 9: Shallow p-well embedded in the n-well

### • Capacitance ( $C_2$ )

$$\frac{C_2}{\mu\text{m}} = 0.251 * \text{width} + 0.507$$

## MuPix prototypes

### MuPix7




Figure 10: Comparison of the measured delays (left scale) and the simulated charge collection times (right scale) at -40 V (NIM A902 (2018) 158-163)

1. Experiment: 4 GeV DESY II testbeam facility
2. Simulation: LET  $\rightarrow 2 \times 10^{-5} \text{ pC}/\mu\text{m}$

### MuPix8




Figure 11: TCAD top view

### • Total Capacitance at -60 V, 80 $\Omega\text{cm}$

$$C_t = C_0 + C_1 + C_2$$

$C_0 = 37.38 \text{ fF}$   
 $C_1 = 0.61 \text{ fF}$   
 $C_2 = 60.13 \text{ fF}$   
 $C_t = 98.12 \text{ fF}$

### • Breakdown voltage

Substrate resistivity	20 $\Omega\text{cm}$	80 $\Omega\text{cm}$	200 $\Omega\text{cm}$	1000 $\Omega\text{cm}$
Exp.	-48.0	-63.0	-60.2	-46.4
Sim.	-48.0	-59.8	-58.5	-51.4

## AtlasPix3

\*On production




Figure 12: 2D TCAD Simulation of pixel design

### • Breakdown voltage

Simulation:  $> -120 \text{ V}$

### • Total Capacitance (at -60 V, 80 $\Omega\text{cm}$ )

$$C_t = 15.13 \text{ fF} + 0.64 \text{ fF} + 96.44 \text{ fF} = 112.17 \text{ fF}$$

## Outlook

- Radiation damage studies in HV-MAPS with TCAD
- Use TCAD in combination with ALLPix<sup>2</sup> to predict HV-MAPS sensors behavior under test beam conditions