Germanium Charge-Coupled Devices

Christopher Leitz (on behalf of the germanium imagers team)

16 December 2022 christopher.leitz@ll.mit.edu

Acknowledgements:

We gratefully acknowledge support for this work from NASA's Astrophysics Division to MIT Lincoln Laboratory through Astrophysics Research and Analysis grant 80HQTR19T0048.

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

This material is based upon work supported by the National Aeronautics and Space Administration under Air Force Contract No. FA8702-15-D-0001. Any opinions, findings, conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Aeronautics and Space Administration .

© 2022 Massachusetts Institute of Technology.

Delivered to the U.S. Government with Unlimited Rights, as defined in DFARS Part 252.227-7013 or 7014 (Feb 2014). Notwithstanding any copyright notice, U.S. Government rights in this work are defined by DFARS 252.227-7013 or DFARS 252.227-7014 as detailed above. Use of this work other than as specifically authorized by the U.S. Government may violate any copyrights that exist in this work.





Unique Focal Planes in Support of National Security and Science




Space Surveillance



Astronomy & Near Earth Object Detection



Space-Based Astronomy




IIT KAVLI INSTITUTE



AMOS (AF)



Directed Energy AFRL SOR




National Ignition Facility (LLNL)



Nuclear Stockpile Stewardship (LANL)





X-Ray Sensitivity Comparison

 Elemental high-Z detector material with broadband sensitivity

MITLL Microelectronics Laboratory



 Germanium wafers processed in same tools used to build silicon detectors for flight missions


Vision: extend the advantages of CCDs (format, noise...) into new material



Ge CCDs - 4

CWL 12/16/22

Germanium CCD Development Timeline




CTI = Charge-Transfer Inefficiency

LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY


C.W. Leitz, SPIE Proc. 11454 (2020) C.W. Leitz, SPIE Proc. 11118 (2019); C.W. Leitz, SPIE Proc. 10709 (2018); C.W. Leitz, J. Inst. 12(5) CO5014 (2017).



Germanium CCDs draw upon long heritage of silicon CCD designs and processes



Silicon CCD



Germanium CCD



- Background and motivation
- Status of technology development
 - 2nd-generation imager design
 - First batch of wafers ("pilot wafers") & yield enhancement
 - Latest batch of wafers
- Plans for FY23 and beyond



Second-Generation Imagers




- 512 × 512 frametransfer CCD with 24 µm pixels, two MOSFET outputs
- 256², 128², 64² fullframe CCDs with 8.1 µm pixels, one MOSFET & one JFET output
- Key yield diagnostic testable at metal-1

Wide range of new devices, reflecting lessons from first-generation imagers




Elimination of Parasitic MOSFET in Output Region



Rerouted metal-1 features to eliminate parasitic transistors to further improve device performance





- Particles from previous Al₂O₃ deposition system caused patterning defects which short phases of device
- New system with vastly lower particle counts installed and qualified in late 2020

New, more capable Al_2O_3 deposition system used on four pilot wafers



Shorts/opens testing showed poor yield on pilot wafers despite use of new Al₂O₃ deposition system


Sample Yield Map for 256 × 256 Full-Frame CCD All greens needed in a column to ensure that device functions

FPL -> OG							
FPL -> RD							
IA3 -> S3							
IA3 -> S2							
IA3 -> S1							
IG1 -> IA3							
G1 -> G2							
OG -> RG							
S3 -> OG							
IA3 -> IA1							
IA2 -> IA3							
IA1 -> IA2							
S3 -> S1							
S2 -> S3							
S1 -> S2							

- Analysis of pilot wafers began with shorts/opens testing
 - A single short among the 15 different tests results in device failure
- No significant yield improvement over previous device runs
 - Multiple shorts on all 256² devices tested (at left)
 - Average short spacing a few mm
- New investigation into yield launched
 - Discovered that new Al₂O₃ deposition tool, with much lower particle counts, lifted the veil on a previously hidden failure mechanism



Shorts/opens testing showed poor yield on pilot wafers despite use of new Al₂O₃ deposition system




Yield for Different Gate Abuttals


- Analysis of pilot wafers began with shorts/opens testing
 - A single short among the 15 different tests results in device failure
- No significant yield improvement over previous device runs
 - Multiple shorts on all 256² devices tested (at left)
 - Average short spacing a few mm
- New investigation into yield launched
 - Discovered that new Al₂O₃ deposition tool, with much lower particle counts, lifted the veil on a previously hidden failure mechanism



"Starry Night" Defects



- Root cause traced to nodules present on wafer surface after gate dielectric growth, composed only of Ge & O
- Nodules micro-mask metal gate etch, leaving ring of metal around the center nodule & leading to shorts




- New oxidation condition sharply reduces density of starry night defects
- Electrical tests on monitor wafers positively correlated starry night defect density to shorts-opens yield



Shorts-Opens Test Summary on Second Batch of Wafers

Sample Yield Map for 256 × 256 Full-Frame CCD All greens needed in a column to ensure that device functions




- Average short spacing ~ 1 m
 - Approximately 200x improvement in average short spacing
- Enables us to routinely yield larger arrays
 - Example here: 7/14 256² arrays are clean
- Known issue at metal patterning on these wafers
 - Wafer flatness issue mentioned in previous slide
 - Yield would have been even higher if not for that

Significant yield improvement in this second batch of wafers & no shortage of ideas for additional improvement!



Shorts-Opens Test Summary on Second Batch of Wafers




• Average short spacing ~ 1 m

- Approximately 200x improvement in average short spacing
- Enables us to routinely yield larger arrays
 - Example here: 7/14 256² arrays are clean
- Known issue at metal patterning on these wafers
 - Wafer flatness issue mentioned in previous slide
 - Yield would have been even higher if not for that

Significant yield improvement in this second batch of wafers & no shortage of ideas for additional improvement!



First (Preliminary) Test Results on Newest Devices



• 256 × 256-pixel array being clocked through MOSFET output at -60°C

Encouraging early result; still a lot of work to do to optimize clocking biases



- We have realized germanium CCDs that show promise for future scientific detectors
- Our current efforts are focused on improving performance and yield
 - New output amplifier designs to lower read noise and dark current
 - Improved processes to reduce density of gate-to-gate shorts which limit device format
- Future work:
 - Perform device screening on newly completed wafers
 - Transition device testing to cryogenic environment
 - Collaboration with MIT Kavli Institute for Astrophysics & Space Research
 - Begin back-illuminated detector development (pending NASA award)
 - Incorporate lessons learned on newly completed wafers to partially-processed wafers
 - Seven wafers staged ~6 weeks from completion