

Optimization of a 65 nm CMOS imaging technology for monolithic sensors for high energy physics



CERN EP R&D

WP1.2 Monolithic Pixel Detectors

Many contributors, see next page



Optimization of a 65 nm CMOS imaging technology for monolithic sensors for high energy physics



Strong synergy with ALICE ITS3 upgrade

University and INFN Torino: F. Benotto, S. Beole, C. Ferrero U. Savino, S.

Perciballi, F. Prino, A. Turcato

University and INFN Bari: G. De Robertis, F. Loddo

University and INFN Catania: P. La Rocca, A. Triffiro

University and INFN Cagliari: D. Marras, V. Sarritzu, G. Usai

University of Salerno and Bologna: R. Ricci

University and INFN Trieste: M. Antonelli, R. Baccomi, M. Buckland, P.

Camerini, G. Contin, S. Rashevski A. Villani

CPPM: P. Barrillon, M. Barbero, D. Fougeron, A. Habib, P. Pangaud

IPHC: J. Baudot, G. Bertolone, A. Besson, S. Bugiel, C. Colledani, A. Dorokhov,

Z. El Bitar, X. Fang, M. Goffe, C. Hu, K. Jaaskelainen, F. Morel, H. Pham, S.

Senyukov, J. Soudier, I. Valin, Y. Wu (also with USTC)

NIKHEF: R. Russo, V. Gromov, D. Gajanana, A. Yelkenci, A. Grelli, R. Kluit, J.

Sonneveld, A. Vitkovskiy

Heidelberg University: P. Becht, S. Masciocchi, M.W. Menzel, H.K. Soltveit, A.

Yuncu, J. Stachel

Munster University: A. Andronic, N. Tiltmann

Prague University: A. Isakov, A. Kotliarov, F. Krizek

STFC (RAL): S. Matthew, I. Sedgwick

Birmingham University: L. Gonella

Technical University Munich: L. Lautner, I. Sanna (also with CERN), L.

Fabiette

Technical University Vienna: J. Hasenbichler (also with CERN)

DESY: K. Hansen, C. Reckleben, S. Spannagel

Yonsei University: Y. Kwon, G.H. Hong

CCNU: Wenjing Deng (also with CERN)

EPFL: E. Charbon, F. Piro (also with CERN)

SLAC & Stanford U: M.D. Vassilev, C. Vernieri

CERN:, G. Aglieri Rinella, W. Bialas, G. Borghello, R. Ballabriga, J. Braach,

E. Buschmann, M. Campbell, F. Carnesecchi, L. Cecconi, D. Dannheim, K.

Dort, Joao de Melo, W. Deng (also with CCNU), A. Di Mauro, A. Dorda

Martin, P. Dorosz, J. Hasenbichler (also with TU Vienna), H. Hillemans, A.

Junique, I. Kremastiotis, A. Kluge, G. Kucharska, T. Kugathasan, P. Leitao,

M. Mager, P. Martinengo, M. Munker, L. Musa, F. Piro, K. Rebane, F.

Reidt, I. Sanna (also with TU Munich), W. Snoeys, P. Svihra, M. Suljic, G.

Termo, J. B. Van Beelen

TPSCo: M. Suzuki, **Tower Semiconductor:** A. Fenigstein, and **Etesian**

Semiconductor: A. Haim, E. Toledano

EP RD WP1.2 on monolithic CMOS sensors

Long term goal: develop CMOS sensors in sub 100nm technologies


- Synergy with development of the stitched sensor in the **ALICE ITS3 upgrade** (see Lukas Lautner's presentation)

First technology selected: TPSCo 65 nm CMOS imaging technology

- TPSCo (joint venture TJ & Panasonic): several 65 nm flavors: high density logic, RF, and imaging (ISC)
- ISC preferred: 2D stitching experience, special sensor features, different starting materials, lower defect densities, etc
- **Initially 5 metal layers**, now 7 metals



First submission: **Multi Layer per Reticle MLR1**

- Significant contribution from outside groups (from ALICE but not only) to **design** and **test (!)**, also financially
- Many test chips of 1.5 x 1.5 cm² or twice that size.
- **How to optimize sensor integrated with complex in-pixel circuitry ?**
- **GDS submitted Dec 1, 2020**, released for manufacturing end of Feb 2021, **chips ready to test, Sept, 2021**



State of the art: ALICE Inner Tracking System 2 : 10 m² with 3x1.5 cm² ALPIDE chips

TowerJazz 180 nm imaging CMOS technology, development 2012-2016



ALPIDE CHIP


- 512 x 1024 pixels of 28 x 28 μm^2
- Full CMOS in the pixel (deep pwell)
- 40 nW front end, sparse readout
- Matrix 6 mW/cm², up to 40 mW/cm² including periphery
- **Standard process:** sensitive epitaxial layer not depleted

Taking data




ALICE
Pb-Pb 5.36 TeV
LHC22s period
18th November 2022
16:52:47.893

Taking data




ALICE

The need for sensor optimization to obtain full depletion



Planar junction
Depletion width = $\sqrt{\frac{2\epsilon|V|}{qN_A}}$

Spherical junction
Outer depletion radius = $\sqrt[3]{\frac{2\epsilon|V|}{qN_A} \frac{3R_1}{2}}$





Signal charge is collected from the non-depleted layer, diffusion dominated and prone to trapping after irradiation

Planar vs spherical junction

- **Planar junction:** depletion thickness proportional to *square root* of reverse bias.
- **Spherical junction :** depletion thickness proportional only to *cubic root* of reverse bias, inner radius R1 to be kept small for low capacitance
- Deep pwell and substrate limit extension of the depletion layer -> see next slide

Sensor optimization: influence of the resistivity of the epitaxial layer




For thinner epitaxial layers, higher resistivity does not help for further depletion due to the proximity of the substrate


Depletion constrained by the substrate and surrounding p wells

Sensor optimization: create planar junction using deep low dose n-type implant

TowerJazz 180nm imaging CMOS technology



<https://doi.org/10.1016/j.nima.2017.07.046> (180nm)




E. Schioppa et al, VCI 2019

- Side development in ALICE: move junction away from the collection electrode to create a planar junction and deplete the epitaxial layer
 - add deep low dose n-type implant -> radiation tolerance improved by an order of magnitude.
- After interest from ATLAS: MALTA/TJ MONOPIX development (Bonn, CPPM, IRFU and CERN)
- However, efficiency loss at $\sim 10^{15}$ 1 MeV n_{eq}/cm^2 on the pixel edges and corners due to a too weak lateral field

Sensor optimization: improvement of the lateral field

TowerJazz 180 nm imaging CMOS technology


miniMalta in pixel efficiency, sector 1



3D TCAD simulation M. Munker et al. PIXEL2018 <https://iopscience.iop.org/article/10.1088/1748-0221/14/05/C05013>


Additional deep p-type implant or gap in the low dose n-type implant improves lateral field near the pixel boundary and accelerates the signal charge to the collection electrode. This yields:

- Full detection efficiency at $10^{15} n_{eq}/cm^2$
H. Pernegger et al., Hiroshima 2019, M. Dyndal *et al* 2020 *JINST* **15** P0200
- more operating margin even before irradiation
- better sensor timing



Moving to 65 nm: apply same principles as in 180 nm

- **Process optimization:** more needed/beneficial in 65 nm due to a thinner epitaxial layer
 - Add and adjust the deep n-well implant in the pixel to obtain easier depletion
 - Adjust the deep p-well implant to improve the isolation between the circuit and the sensor, prevent punchthrough between deep n-type implant and circuitry, and prevent local potential wells retaining the signal charge.
- 4 process splits, 3 wafers each: moving gradually from default to optimized process
 - Split 1: default process
 - Split 2: first deep pwell adjustment to prevent punchthrough
 - Split 3: first deep pwell adjustment + deep nwell adjustment
 - Split 4: optimized process: first deep pwell adjustment + deep nwell adjustment + second deep pwell adjustment against local potential wells
- 3 main pixel designs implemented in all process splits



<https://doi.org/10.1016/j.nima.2017.07.046> (180nm)


<https://iopscience.iop.org/article/10.1088/1748-0221/14/05/C05013> (180nm)

Charge collection speed

Charge sharing

Sensor optimization: Mitigate local potential wells related to the in-pixel circuitry

ITS3 15um pitch - Efficiency




Simulation for MIPS:

Increasing the margin for punchthrough was not sufficient to eliminate potential wells under the deep pwell.


Lower lateral field for the modified version without gap enhances the effect of these potential wells and illustrates best the improvement

Different pixel flavors at larger pixel pitches


20um pixel pitch - Efficiency




25um pixel pitch - Efficiency



30um pixel pitch - Efficiency



35um pixel pitch - Efficiency




Simulations by J. Hasenbichler for **MIPS**

Charge sharing reduces the signal in a single pixel and reduces efficiency especially for larger thresholds.

Only the gap concentrates charge sufficiently to remain efficient for large pixel pitches

⁵⁵Fe measurements confirm influence on charge sharing


See also: I. Sanna IEEE NSS 2022



APTS SF
pitch: 15 μm
 $V_{sub} = V_{pwell} = -1.2 V$
 $I_{reset} = 100 \mu A$
 $I_{biasn} = 5 \mu A$
 $I_{biasp} = 0.5 \mu A$
 $I_{bias4} = 150 \mu A$
 $I_{bias3} = 200 \mu A$
 $V_{reset} = 500 mV$

- split 1, standard type
- split 4, standard type
- split 4, modified type
- split 4, modified with gap type


APTS SF



No experimental comparison between split 3 and split 4 available yet.

Pitch dependence for different variants


See also: I. Sanna IEEE NSS 2022



APTS SF
type: standard
split: 4
 $V_{sub} = V_{pwell} = -1,2\text{ V}$
 $I_{reset} = 100\text{ pA}$
 $I_{biasn} = 5\text{ }\mu\text{A}$
 $I_{biasp} = 0,5\text{ }\mu\text{A}$
 $I_{bias4} = 150\text{ }\mu\text{A}$
 $I_{bias3} = 200\text{ }\mu\text{A}$
 $V_{reset} = 500\text{ mV}$


- pitch = 10 μm
- pitch = 15 μm
- pitch = 20 μm
- pitch = 25 μm

APTS SF



Pitch dependence for different variants


See also: I. Sanna IEEE NSS 2022




APTS SF
type: modified with gap
split: 4
 $V_{sub} = V_{pwell} = -1.2 V$
 $I_{reset} = 100 \mu A$
 $I_{biasn} = 5 \mu A$
 $I_{biasp} = 0.5 \mu A$
 $I_{bias4} = 150 \mu A$
 $I_{bias3} = 200 \mu A$
 $V_{reset} = 500 mV$

- ▭ pitch = 10 μm
- ▭ pitch = 15 μm
- ▭ pitch = 20 μm
- ▭ pitch = 25 μm


APTS SF



^{55}Fe measurements on Analog Pixel Test Structure Opamp



APTS OPAMP
 pitch: 10 μm
 version: modified with gap
 split: 4 (opt.)
 $I_{bias1} = 10 \mu\text{A}$
 $I_{bias2} = 75 \mu\text{A}$
 $I_{bias3} = 200 \mu\text{A}$
 $I_{bias4} = 2.5 \text{mA}$
 $I_{reset} = 100 \text{pA}$
 $V_{reset} = 350 \text{mV}$
 $V_{casp} = 300 \text{mV}$
 $V_{casn} = 750 \text{mV}$
 $V_{pwr1} = V_{sub} = -4 \text{V}$
 $T = \text{ambient}$




Clusters of various sizes show distinct time and charge distributions

Illustrates the impact of the pixel design and process modifications on the charge collection

Sensor timing is at present under study, in 180nm better than 150 ps*, first indications this may improve in 65 nm.

*Fastpix : <https://www.mdpi.com/2410-390X/6/1/13>
 J. Braach, E. Buschmann, D. Dannheim et al.


Detection efficiency/Fake hits



DPTSOW22B3
 TID + NIEL,
 10 kGy + 10^{13} 1MeV n_{eq} cm^{-2}
 version: 0
 split: 4 (opt.)
 $I_{reset} = 35 \text{ pA}$
 $I_{bias} = 100 \text{ nA}$
 $I_{biasn} = 10 \text{ nA}$
 $I_{db} = 50 \text{ nA}$
 $V_{casn} = \text{variable}$
 $V_{casb} = \text{variable}$
 $V_{pwell} = V_{sub} = \text{variable}$
 $T = 20^\circ \text{C}$

- Detection efficiency
- Fake-hit rate
- $V_{sub} = -3.0 \text{ V}$
- $V_{sub} = -2.4 \text{ V}$
- $V_{sub} = -1.8 \text{ V}$
- $V_{sub} = -1.2 \text{ V}$
- $V_{sub} = -0.6 \text{ V}$

DPTS



- Fully efficient sensor, analog front end, digital readout chain in **15 x 15 μm^2 pixel (DPTS)** including sensor optimization
- Large operating margin before irradiation
- After $1E15 \text{ n}_{eq}/\text{cm}^2$ efficiency > 99% maintained at room temperature
- Higher fluencies under investigation

(see also Lukas Lautner's presentation)


Next submission just completed: exploration of large stitched sensors




EP R&D

Two large stitched sensors (MOSS and MOST)
and many test chips

300 mm wafer



6 MOSS and 6 MOST per Wafer



51 instances of Test Chips per Reticle

MOSS : see Geun Hee Hong's presentation

SUMMARY AND OUTLOOK

First technology selected in WP1.2 is the TPSCo 65 nm CMOS imaging technology

- Fully efficient optimized sensor, analog front end, digital readout chain in $15 \times 15 \mu\text{m}^2$ pixel (DPTS)
- Sensor optimization following general principles now also proven in 65 nm
- More margin before irradiation, better time resolution and radiation tolerance
- Technology specific special transistors and sensor structures still to be exploited

Radiation effects


- Circuit radiation tolerance TID in line with other 65 nm technologies*
- Sensor radiation tolerance NIEL:
 - ~ 99% efficiency after $1\text{e}15 \text{ n}_{\text{eq}}/\text{cm}^2$ at room temperature
 - higher fluencies to be investigated, also at lower temperature
- Single event upset cross-section according to expectations

Building knowledge about this technology for general interest


- Very significant contribution from the ALICE experiment
- Towards full technology validation for our applications

Next submission Stitched Engineering Run ER1


- Learning about stitching and continue learning about the technology



APTS



DPTS






CE65

(see J. Baudot's presentation)

**THANK YOU TO ALL CONTRIBUTING
PEOPLE, GROUPS AND INSTITUTES**

SPARE

FASTPIX: sensor optimization for hexagonal pixels



- 8.66, 10, 15 and 20 μm pixel pitch
- Time resolution **better than 150 ps** at full efficiency, TOT corrected

<https://www.mdpi.com/2410-390X/6/1/13>

J. Braach, E. Buschmann, D. Dannheim, K. Dort, T. Kugathasan, M. Munker, M. Vicente