

Ivan Berdalovic (ESR8, CERN)

DESIGN AND CHARACTERISATION OF RADIATION-HARD MONOLITHIC SENSORS IN TOWERJAZZ 180 NM CMOS





Outline

- Introduction
 - The ATLAS High-Luminosity upgrade
 - CMOS pixel sensors
- Sensors in the TowerJazz 180 nm technology
- The MALTA pixel sensor
 - Analogue front-end design
 - Measurements of front-end performance
 - MALTA asynchronous readout architecture
 - Architecture timing measurements
 - Lab tests and testbeam results
- The miniMALTA prototype
 - New features and measurements
- Outlook and conclusion




Introduction

- The ATLAS experiment will undergo a major upgrade for the High-Luminosity LHC phase
- CMOS pixel sensors were considered for the outermost layer of the ITk pixel detector
- Requirements for layer 4:
 - High efficiency (>97 %)
 - Fast timing (<25 ns bunch crossing time)
 - High hit rate capability (hit rate $\sim 2 \text{ MHz/mm}^2$)
 - Low power consumption (<0.5 W/cm²)
 - Radiation tolerance ($1.5 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ NIEL and 80 Mrad TID)
 - SEU robustness




Hybrid vs. CMOS pixel detectors

- **Hybrid** pixel detectors



- Used in the majority of present systems
- Sensor and readout on separate chips – can be optimised separately (different materials, high sensor bias voltages)
- Fast charge collection, good radiation tolerance
- Complex and costly assembly due to fine-pitch bump bonding


- **CMOS** monolithic pixel sensors




- Sensor and readout integrated into the same silicon die (large or small collection electrode)
- High granularity, low power consumption, significant reduction in material budget
- No bump-bonding: easy integration, lower cost
- Recent progress in radiation hardness

Sensors in the TowerJazz 180 nm technology

- **Small collection electrode** design with high resistivity ($> 1 \text{ k}\Omega \text{ cm}$) p-type epitaxial layer ($25 \mu\text{m}$ thick \rightarrow MIP charge $\sim 1500 \text{ e}^-$)
- Deep p-well shielding n-well to allow **full CMOS**
- **Reverse bias** ($\sim 6 \text{ V}$) to further reduce input capacitance and increase depletion volume





- Modified process – adding a **planar n-type layer** to improve depletion under the deep p-well near the pixel edges
- A fully depleted epitaxial layer results in faster charge collection and **better radiation tolerance**
- No circuit or layout changes required





W. Snoeys et al. <https://doi.org/10.1016/j.nima.2017.07.046>

MALTA pixel sensor

- The 512x512 pixel matrix divided into 8 sectors with slight differences in electrode size, spacing and reset mechanism
- Design based on a **low-power analogue front-end** and a novel **asynchronous architecture** to read out the pixel matrix



The MALTA pixel






- Sensor and analogue front-end (shaper-amplifier and discriminator) shielded from digital part to **minimise crosstalk**

Analogue front-end timing optimisation


Name

- /IN (300 e-)
- - - /IN (3000 e-)
- /OUT_A (300 e-)
- - - /OUT_A (3000 e-)
- /OUT_D (300 e-)
- - - /OUT_D (3000 e-)




Analogue front-end timing measurements

- Time walk measurement performed with a ^{90}Sr source using special pixels to monitor the analogue output
- With a threshold of $210 e^-$ the **in-time threshold** is **$300 e^-$** (20% of MIP charge)
- Out-of-time hits mostly due to charge sharing (measurement done on a single pixel)




Front-end response before and after irradiation

- MALTA chips irradiated with neutrons up to $10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ (with a background TID of **1 Mrad**)
- Monitoring pixels also used to study sensor and front-end response to ^{55}Fe source before and after irradiation
- Characteristic K_{α} and K_{β} peaks of the source clearly visible even after irradiation
- Irradiated front-end shows a slightly higher signal due to decreasing input capacitance, as well as an increase in noise



MALTA asynchronous readout architecture


- Front-end discriminator outputs are injected into double-column digital logic generating a **short pulse** (0.5-2 ns)
- Data is transmitted **asynchronously** over high speed buses without clock distribution over the active matrix to **save power**
- 2 independent buses serve alternating 2x8 pixel groups (one bus for the **red** groups and another for the **blue** groups)
- 22 bits per bus: reference (1b) + pixel pattern (16b) + group address (5b)
- In-pixel logic includes hit arbitration in case of simultaneous hits within one 2x8 group



I. Berdalovic et al. <https://doi.org/10.1088/1748-0221/13/01/C01023>

Asynchronous readout architecture – measurements



- Hit signals from the pixels are buffered and arrive at the end-of-column with a maximum propagation delay of ~ 8 ns



(measured by pulsing pixels on top, middle and bottom of the column)


analogue output of one pulsed pixel

reference signal




Front-end and readout timing measurements






- Time walk can also be obtained by measuring the delay of digital output signals with respect to a fast trigger (scintillator)




- In-time efficiency for leading signals in clusters reaches **98%** with a 300 e^- threshold (no correction for the **8 ns** propagation delay down the column)



Threshold dispersion and noise before and after TID




- Front-end still operational after 70 Mrad due to ELT in sensitive branch
- Increase in threshold spread and noise under investigation






The miniMALTA prototype

- The next small prototype after MALTA, contains:
 - A 64x16 pixel matrix with the same designs as MALTA, but enlarged transistor to fix RTS noise
 - A block to synchronise signals at the periphery
 - A priority encoder readout and serialiser to send the data out at 1.2 Gb/s
 - A new modular DAC design (Francesco)
 - Process modifications for improved efficiency after irradiation (Roberto)






Front-end design changes

- Two sectors with different front-end designs: one with enlarged M3 and one with the same front-end as MALTA
- Noise distributions after irradiation show a significant reduction in RTS noise with enlarged M3




Front-end design changes

- A larger length of M3 means lower output conductance on OUT_A , leading to a higher gain (about 30% in simulation)
- In measurements, the gain and threshold difference is around a factor of 1.7, allowing lower thresholds to be achieved more easily



Synchronisation in miniMALTA



- Hits at the output of the MALTA double column stored asynchronously into FIFO RAM memory and read out synchronously



- information about the time of arrival added to the hit address

Measurements on the synchronisation block

- Functionality already proven by reading out the correct address data in threshold scans and beam tests
- Timing information stored in the synchronisation memories tested with a 320 MHz fast clock (resolution of ~ 3 ns)
- Example – distribution of timing difference between hits in horizontal clusters of 2 pixels (close to 0 near the pixel borders, < 50 ns towards the pixel centres)



Conclusion and outlook

- The MALTA CMOS pixel sensor was developed in view of the ATLAS High-Luminosity upgrade
- The large pixel matrix implements a fast, low-power analogue front-end and a novel asynchronous readout architecture
- The chip has been extensively characterised in lab measurements and testbeam, and shows good results in terms of front-end performance and readout capability

- The miniMALTA prototype includes front-end improvements and a synchronisation block at the chip periphery, all of which are tested and proven to work

- Designs in TowerJazz 180 nm continue towards large-scale pixel detector chips with asynchronous and synchronous architectures (MALTA V2, TJ Monopix V2)

Thank you for your attention!

QUESTIONS?

