

# A Front End ASIC for the read out of the PMT in the KM3NeT Detector

NIKHEF, (National Institute of Subatomic Physics)  
Amsterdam, The Netherlands





# Contents

- Introduction to the KM3NeT Experiment.
- KM3NeT Detector Concept.
- Read out electronics.
- Specifications of the ASIC.
- The Circuit.
- Test Results.
- Conclusions & Future.

# KM3NeT Experiment

- Neutrinos are unique messengers from the most violent, highest-energy processes in our Galaxy and far beyond.
- Neutrino astronomy is experimentally highly demanding, requiring vast volumes of target material, such as water or ice & dark environment.






Toulon (France)

Pylos (Greece)

Capo Passero (Italy)

# KM3NeT Detector concept



- The detection of high-energy muon neutrinos exploits the emission of Cherenkov light by the muon and other charged secondary particles produced in a neutrino interaction.
- Photo-Multiplier-Tubes (PMTs) housed in glass spheres (optical modules), are deployed in the deep sea.



# Read-Out Electronics



31 ASICs per Optical Module





## Specifications of the ASIC

- Time resolution : 2ns (Photon arrival time accuracy)
- Time-over-Threshold : 1pe  $\rightarrow$  25ns (800 000 e<sup>-</sup>)..10pe  $\rightarrow$  350ns (8000000e<sup>-</sup>)
- Number of channels : several hundred thousands.
- LVDS signaling.
- I<sup>2</sup>C slow control.
- Comparator threshold adjustment: 0...375 000 e<sup>-</sup>  $\rightarrow$   $V_{in}^{com} = \pm 200mV$   
Resolution : 8bits (bin size=1500 e<sup>-</sup> / 1.2mV)
- Reference voltages for High Voltage circuit:  
2.0V ...2.8V (resolution 8bits) $\rightarrow$  High Voltage: -700V ...-1500V
- Power consumption :  $\sim$  20mW
- Technology: 0.35 $\mu$ m CMOS (AustriaMicroSystems)
- Immunity to dirty Power supplies
- Immunity to voltage breakdowns originated in the PMT

# Contents

- Introduction to the KM3NeT Experiment.
- KM3NeT Detector Concept.
- Read out electronics.
- Specifications of the ASIC.
- The Circuit.
- Test Results.
- Conclusions & Future.




# Analog Part



Prototyped before




# Preamplifier




- Two-stage charge preamplifier with RC feedback.


# Comparator




- Single Stage comparator.





# LVDS Driver



- Conventional LVDS driver, single stage CMFB circuit.
- $3.5\text{mA} * 100\Omega = 350\text{mV}$  differential signal.




# Digital Part






# Digital Simulations - Example





- Post Layout simulations with SDF files (Digital Part only).
- Tools Used : Modelsim, ncSim suite, Synopsys.


# Analog Bondpad Modifications



**Problem**






**Possible Solution**





**Present pad**

# Layout & Integration



# Mixed-Signal Simulation Results





Final Simulation Results


- Post Layout including Bondpads simulations.
- Tools Used : AMS environment (Ultrasim/spectre and ncSim suite).




# Test Setup




- Preliminary tests only.
- 3 samples packaged and tested.
- I<sup>2</sup>C communication successful.
- DAC settings changeable.
- Analog chain functional.




# Test Results




Time to Threshold Measurements (Vdd = 3.3V)




Time to Threshold Measurements (Vdd variations)




# Test Results



Time over Threshold Measurements (Vdd = 3.3V)



Time over Threshold Measurements (Vdd variations)



## Conclusions & Future

- An ASIC to read out the PMT was successfully designed, simulated, fabricated and tested.
- Preliminary “Test results” are satisfactory & in line with simulation results and future functionality is being tested.
- More intensive tests need to be performed on the ASIC.
- We aim an engineering run during Q1 of 2011, allowing for a production ramp-up in Q1 of 2012.

# Thank You

- KM3NeT project team, V. Gromov, Eric Heine, Ruud Kluit, John Hug, Jan-Willem Schmelling, P. Jansweijer, V. Zivkovic, P. Timmer, Joop Rovekamp, ET colleagues at NIKHEF.

## References

- [www.km3net.org/CDR/CDR-KM3NeT.pdf](http://www.km3net.org/CDR/CDR-KM3NeT.pdf)
- [www.km3net.org/TDR/Prelim-TDR-KM3NeT.pdf](http://www.km3net.org/TDR/Prelim-TDR-KM3NeT.pdf)
- Prof. Sansen "Analog Design Essentials" Springer, 2006.
- Chang ZY, Sansen W. "Low-noise wide band amplifiers in Bipolar and CMOS technologies" Springer, 1996.
- Tajalli et. al. "A Slew Controlled LVDS Output Driver Circuit in 0.18  $\mu\text{m}$  CMOS Technology", JSSC, Feb. 2009.
- [www.national.com/LVDS](http://www.national.com/LVDS)
- J.Vandenbussche et. al. "A fully integrated Low-Power CMOS Particle Detector Front-End for space applications", IEEE Trans. on Nuclear Science, Aug. 1998.