## **Detailed Performance Study of ATLAS Endcap Muon Trigger with** Beam Collision Data Takashi Hayakawa, Kobe University, on behalf of ATLAS collaboration

# 1. ATLAS Level-1 Endcap Muon Trigger : TGC (Thin Gap Chamber)

TGC : Multiple Wire Proportional Chamber, with high-gain gas and thin (1.4mm) gap for fast response.

- 7 gas gaps grouped in 3 stations
- Gas :  $CO_2/n$ -Pentane (55:45)
- Number of chambers : ~3700
- Readout channels : 320k
- Anode : wire (measures  $\eta^*$  direction)
- Cathode : strip (measures φ direction)
- Coverage in  $\eta$  : 1.05< $|\eta|$ <2.40 The View of TGC Endcap (1.05< $|\eta|$ <1.95), Forward (1.95< $|\eta|$ <2.40) \*  $\eta$  = -ln(tan $\theta$ /2)
- Trigger sector : Endcap (divided by 48 in  $\phi$ ), Forward (24 in  $\phi$ )

- **Trigger Information**
- 1. Position (Region of Interest, Rol) : provided as a seed of Level-2 the total number of Rol is 8640 per side
  - η x φ = 0.026 x 0.033 (Endcap),
    - 0.034 x 0.066 (Forward)
- 2. Transverse momentum  $p_{T}$ : classified into 6-levels
- 3. Timing : Give a triggered bunch ID.

L1 MU0 Wire-strip coincidence р<sub>т</sub>1 p<sub>T</sub>2 L1\_MU6 Track  $p_T > 6 GeV/c$ L1\_MU10 Track  $p_T > 10 \text{GeV/c}$ p<sub>T</sub>3 Not Used p<sub>⊤</sub>4 L1\_MU15 Track  $p_T > 15 GeV/c$ р<sub>т</sub>5 Track  $p_T > 20 \text{GeV/c}$ L1\_MU20 р<sub>т</sub>6 p<sub>T</sub> threshold for TGC

### 5. Timing, Trigger and Cotrol (TTC) Configuration



#### 2. Trigger Scheme

- $p_{T}$  is determined by the measurement of deviation from infinite moemtum track in  $\delta\eta$  and  $\delta\varphi$ .
- Fully hardware-based (FPGAs , ASICs)



**Interaction Point** 

TGC Trigger Scheme

# 3. Sector Logic (SL)

- Electronics for  $\eta$ - $\phi$  coincidence.
- $p_{T}$  is determined by using Look Up Tables (LUTs) in  $\delta\eta$ - $\delta\phi$  plane. Because of variety of magnetic field and amount of material in front, different LUTs are prepared for each Rol (1080 per octant).

# Wire





- The TTCrq (LHC clock receiver) may loose synchronization when clock phase is drastically changed. (clock source changing, beam ramping up, beam squeezing)
- The configuration procedure to make the clock more robust. 1.TTCrx reset
- 2.QPLL reset (resynchronization), which is initiated by the phase shift (180°) of the clock from TTCrx. 3.Set TTC signal delays of TTCrx.

#### Synchronization procedure of the QPLL to be installed



#### Output clock from TTCrq QPLL is processing the resynchronization



#### TTCrq Diagram

### 6. TGC Clock Phase Scan

Lock Status of TTCrq

BCID timing of hit signals from chambers should be adjusted with LHC beam collision. The best of the clock phase is the timing when the fraction of Hits in previous bunch is turned on.

#### SL Trigger Diagram

- An Example of Look Up Table
- Trigger rate and the status of G-Links are monitored in real time and recorded.

#### SL Board

- LUTs are stored in the main FPGAs (Xilinx Virtex-II XC2V3000-BG728)
- ♦ G-Link controller
- (Xilinx Spartan-2E XC2S150E-FG456)
- ◆ G-Link receivers (Agilent HDMP-1034A) 900 G-Link chip set are used in total.

# 4. Sector Logic G-Link

- If serializer (G-Link Tx) continuously sends data of "all zero" without idle words, then deserializer (G-Link Rx) can make an wrong interpretation in the serial bit trains. To avoid this problem, Tx is set to idle mode before going to the run state.
- Main FPGA G-Link **G-Link Control FPGA**

Sector Logic Board



TGC Time Jitter

~25nsec

The Method of Clock Phase Adjustment

The figure shows the result of phase scan(30nb<sup>-1</sup>). The fraction of the TGC hits in the bunch crossing before the colliding bunch as a function of the clock phase shift of the TGC, from which the optimal delay time for the opening gate can be determined.

√s= 7 TeV, Data 2010 Set phase ATLAS Prelimin

Clock Phase Shift vs Hit Fraction

The BCID timing of hit signals was adjusted

# 7. Level-1 Endcap Muon Trigger Efficiency

- The efficiency of L1\_MU6 was lower by ~10% compared to the simulation in early days.
- It was identified as the problem of chamber crosstalk in strip which makes  $\phi$  position resolution worse .  $\leftarrow$  Wider LUTs in  $\phi$  improve the efficiency of L1 MU6.
- The status of G-Link synchronization is monitored and if the problem is found, reset command is sent automatically.

Correct word synchronization; all 0 data sent from TX is interpreted as 0x00000 by RX.

Wrong word synchronization;

interpreted as 0x18000 by RX.

all 0 data sent from TX is



#### L1 MU6 Efficiency was improved by 6–8%

