#### PARALLELIZING THE UNPACKING AND CLUSTERING OF DETECTOR DATA FOR RECONSTRUCTION OF CHARGED PARTICLE TRACKS ON MULTI-CORE CPUS AND MANY-CORE GPUS

Giuseppe Cerati<sup>2,</sup> Peter Elmer<sup>3</sup>, Brian Gravelle<sup>5</sup>, Matti Kortelainen<sup>2</sup>, Vyacheslav Krutelyov<sup>4</sup>, Steven Lantz<sup>1</sup>, Mario Masciovecchio<sup>4</sup>, Kevin McDermott<sup>1</sup>, Boyana Norris<sup>5</sup>, Allison Reinsvold Hall<sup>2</sup>, Micheal Reid<sup>1</sup>, Daniel Riley<sup>1</sup>, Matevž Tadel<sup>4</sup>, Peter Wittich<sup>1</sup>, **Bei Wang<sup>3</sup>**, Frank Würthwein<sup>4</sup>, and Avraham Yagil<sup>4</sup>

<sup>1</sup>Cornell University, <sup>2</sup>Fermi National Accelerator Laboratory, <sup>3</sup>Princeton University, <sup>4</sup>UC San Diego, <sup>5</sup>University of Oregon


Connecting The Dots Workshop, April 22, 2020


#### **Overview**

- Motivation
  - Towards mkFit at High Level Trigger (HLT)
- Unpacking of raw data format from CMS Silicon Strip Tracker (CMS SST)
  - Structure-of-array (SoA) format
- Parallel "Three Threshold" Clustering Algorithm
- Enabling Multi-event Processing
  - OpenMP nested parallelism in multicore CPU
  - CUDA streams in GPU
- Performance Results
  - Single event
  - Throughput
- Summary and plans

## **Motivation**

- Exponential growth in reconstruction time at increasing pile-up (PU). Tracking is by far the most time-consuming step of CMS reconstruction
  - Thus, tracking codes are a clear target for moving to GPU
- **Current target**: deploy as much as possible into the HLT for Run3 (2021-2024)
  - Major CMS efforts include the Patatrack project (pixel reconstruction and tracking) and mkFit (Kalman filter tracking)






#### **Towards mkFit at HLT**

- Tracking on GPUs enables new trigger capabilities and thereby physics reach of CMS
  - Global tracking instead of regions-of-interest driven
  - Tracking on a much larger fraction of Level-1 triggered events
- To avoid I/O and memory bottlenecks, the full tracking chain starting from the RAW data needs to be included
- This presentation considers the unpacking, clustering and transformation of the silicon strip tracker data as needed for tracking
  - Memory bandwidth limited, so not well suited to GPU
  - Currently CMS uses a serial algorithm. We investigated a parallelized and vectorized implementation for CPU and GPU

#### **Raw Data Format from CMS SST**

- Event-by-event raw SST data are organized by Front End Driver (FED), in total 440
- Each FED has 96 optical channels and 256 strips per channel
  - Each event has ~10M strips, 5% occupancy (for PU50)
- ADC values in a channel are usually compressed via zero suppression
  - Think of each FED's ADCs as a sparse matrix: channel = row, strips = column
  - Zero suppression scheme is a variant of CSR (compressed spare row)




- Pre-measured calibration data are available for each detector strip. This incudes:
  - Good or bad; gain value (i.e., the ratio of ADC value to charge); noise (in ADC units)

#### **Unpacking Raw to SoA Data Format**

- SoA data format is more efficient on CPU SIMD register and with coalesced memory access on GPU
- Unpacking transforms all event-by-event raw data and calibration data in SoA format *Channel 0*


Channel length Additional info in channel header	Start strip #	Count	ADC	ADC	ADC	Start strip #	Count	ADC	ADC		
---	------------------	-------	-----	-----	-----	------------------	-------	-----	-----	--	--

Channel M •••



### Parallel "Three Threshold" Clustering

- <u>Find seed strips</u> (operations parallel over all ADCs read out):
  - Make a mask for seed candidates that exceed the "seed threshold"
  - Remove neighboring seed candidates
  - Make an array of the indices of seed candidates
- <u>Form clusters</u> (*operations parallel over clusters*):
  - Determine the left and right boundaries by scanning for consecutive strips above the channel threshold
  - Compute the cluster charge, centroid and check against "cluster threshold"



### **Enabling Multi-event Processing**

- GPU: CUDA streams (<u>https://github.com/beiwang2003/strip\_clustering\_gpu/wiki</u>)
  - Use CUDA streams to launch multiple events concurrently on the same device
    - Maximize GPU utilization
    - Reduce data transfer overhead by overlapping communication and computation
  - Use some of the PATATRACK GPU infrastructure (<u>https://github.com/cms-patatrack/cmssw</u>), especially caching memory allocator
- CPU: Nested Parallelism in OpenMP
  - Two levels of parallel-for loops: an outer level to handle different events, and an inner level to handle sets of strips within a single event
  - Vectorization via the OpenMP simd clause in the inner loop
  - Ensure the right numbers of threads with proper thread affinities are given at each level

export OMP\_NESTED=TRUE export OMP\_NUM\_THREADS=n,m export OMP\_PLACES=cores export OMP\_PROC\_BIND=spread, close export KMP\_HOT\_TEAMS\_MODE=1 (Intel only) export KMP\_HOT\_TEAMS\_MAX\_LEVEL=2 (Intel only)

• Use first touch policy for NUMA aware memory placement

## Throughput

Events Currency n (parallelization within one event m)	Iterations	Total Events	CPU Time (seconds)	CPU Throughput (events/s)	GPU Time (seconds)	GPU Throughput (events/s)
1 (28)	840	840	1.70	492	1.36	615
2 (14)	420	840	2.10	400	1.29	649
4 (7)	210	840	1.67	502	1.41	595
7 (4)	120	840	1.57	532	1.46	574
14 (2)	60	840	1.50	560	1.53	548
28 (1)	30	840	2.10	400	1.54	546

- <u>Code version</u>: ae35b56 committed on Apr 6, 2020 at <u>https://github.com/beiwang2003/</u> <u>strip\_clustering\_gpu/tree/debug</u>
- <u>System</u>: Tigergpu at Princeton Research Computing
  - CPU: 2.4 GHz Xeon Broadwell E5-2680 v4, 2x14 cores
  - GPU: 1329 MHz P100, 56 multiprocessors

- We use the same TTBar PU70 event data to mimic the performance behavior of running 840 total events
- Throughput: Total events #/time
- Each CPU test uses all nxm=28 cores with nested parallelism. For example 2(14) means we have 2 concurrent events, where each event is processed by 14 threads.
- CPU throughput: 400-560 (events/s), GPU throughput: 546-649 (events/s)


#### **Summary and Plans**

- Summary
  - Enables parallelization and vectorization of the CMS strip tracker clustering algorithm
  - Demonstrates very encouraging performance results on both multicore CPU and GPU
- Plans
  - Integration with CMSSW
    - GPU kernels should be reusable with minimal changes
      - Use the PATATRACK infrastructure where possible
    - Validation: expect to produce the identical results to the original CMSSW algorithm
  - mkFit hit producer
    - Convert clusters to global hit coordinates
  - Also investigating feasibility of OpenCL implementation for FPGA

# BACKUP

**PRINCETON** UNIVERSITY

#### **Flow Chart**



**PRINCETON** UNIVERSITY