



# The NA62 Gigatracker

presented by A. Kluge

CERN/PH-ESE

June 10, 2010

A. Kluge<sup>a</sup>, G. Aglieri Rinella<sup>a</sup>, V. Carassiti<sup>c</sup>, A. Ceccucci, E. Cortina, J. Daguin, G. Dellacasa<sup>b</sup>, M. Fiorini<sup>a</sup>, S. Garbolin<sup>b</sup>, P. Jarron<sup>a</sup>, J. Kaplon<sup>a</sup>, F. Marchetto<sup>b</sup>, E. Martin<sup>a,d</sup>, A. Mapelli<sup>a,e</sup>, G. Mazza<sup>b</sup>, M. Morel<sup>a</sup>, M. Noya<sup>a</sup>, G. Nüssle, P. Petagna, L. Perktold<sup>a</sup>, A. Cotta Ramusino<sup>c</sup>, P. Riedler<sup>a</sup>, A. Rivetti<sup>b</sup>, R. Wheadon<sup>b</sup>

<sup>a</sup> CERN, Geneva Switzerland, <sup>b</sup> INFN Torino, Italy, <sup>c</sup> INFN Ferrara, Italy, <sup>d</sup> UCL Louvain la Neuve, Belgium, <sup>e</sup> EPFL Lausanne Switzerland




# Outline

- **NA62, introduction, challenge**
- **GigaTracker**
  - specifications, module, beam/data rate
  - electronics architecture
  - demonstrator ASICs
  - cooling
- **Summary**




# NA62 - Introduction




# Experimental setup- NA62

hit correlation via matching of arrival times – 100 ps




beam: hadrons, only 6% kaons-> only 20% of charged kaon decay in the vacuum tank  
-> out of which only  $10^{-11}$  decays are of interest (pion-neutrino-antineutrino)



# Experimental setup- NA62


beam: hadrons, only 6% kaons ->	0.06
only 20% of charged kaon decay in the vacuum tank ->	0.20
out of which only $10^{-11}$ decays are of interest ->	$10^{-11}$
decay into one pion, one neutrino and one anti-neutrino	
<hr/>	
total probability	$1.2 \times 10^{-13}$

- **100 events of kaon -> pion/neutrino/antineutrino**  
**any deviation from standard model -> new physics**




# Experimental setup: GTK specifications


200 ps per station




800 MHz particle rate



# Experimental setup: GTK specifications







# Beam & detector configuration




# Beam profile






# ASIC covering beam




A. Kluge


45 rows times 40 columns per chip = 1800 pixels per chip




# Configuration for Run 27-60



# Tracker setup



- Sensor&bonds: 0.24%  $X_0$   
(200  $\mu\text{m}$  Silicon)
- RO chip: 0.11%  $X_0$   
(100  $\mu\text{m}$  Silicon)
- Structure: 0.10%  $X_0$   
(100  $\mu\text{m}$  Carbon or silicon)
- Total: 0.45%  $X_0$  uniform



# The electronics specification




# General: System Specifications

Number of pixels per chip	1800 = 45 × 40
Size of pixels	300 μm × 300 μm
Active area per chip	12 mm × 13.5 mm = 162 mm <sup>2</sup>
Chip design time resolution	100 ps (rms)
Thickness of sensor	200 μm
Type of sensor	p in n
Thickness of read-out chip	100 μm
Dynamic input range	5000 – 60000 electrons




# General: System Specifications

Design particle rate per chip	130 MHz
Rate of center pixel	140 kHz
Rate of center column	~ 3.3 MHz or 0.82 MHz/mm <sup>2</sup>
Average rate per pixel	73 kHz
Maximum dead time	1 % (2 % in beam center)
Data transfer rate per chip	6 Gbit/s
Total dose in 1 year	~ 10 <sup>5</sup> Gy
Neutron flux in 100 days	2 x 10 <sup>14</sup> 1 MeV neutron equivalent cm <sup>-2</sup>
Material budget/thickness	0.5 % X <sub>0</sub> per station






# The ASIC architecture






# Jitter-free pixel signal to TDC in EOC






# Precise clock signal to all pixels






# TDC per pixel architecture




# The time-to-digital conversion

## Dual slope TDC




# TDC Wilkinson (dual slope)

$$t_0 = n t_{\text{clk}} k_2 / k_1$$







# time walk




# Constant fraction discriminator






# End-of-column architecture






# The time-to-digital conversion

## Delay locked loop based TDC




# DLL based TDC







# time walk





# time-over-threshold






# Time-over-threshold






# Demonstrator




# Demonstrator

- On-pixel  
dual slope TDC with CFD time walk compensation
- End-of-column  
DLL based TDC with time-over-threshold  
compensation
- 2 demonstrator ASICs
  - 45 pixel - folded column with full frontend
  - complete TDC system
  - reduced read-out and formatting  
functionality





# TDC per pixel architecture






# On pixel cell TDC





# Layout – on pixel TDC

## 130 $\mu\text{m}$






# Efficiency and calibration



## Efficiency (2)

- First equalization: full efficiency at 1.45fC





# Preliminary pTDC jitter




## Preliminary time measures (2)


- Synchronous Test Pulse

Promising test results


Fine histo




Coarse measure



Fine measure







# EOC column architecture




# 45 x 40 pixel final chip







# 45 x 1 demonstrator









# GTK demonstrator ASIC











# T<sub>1</sub>, T<sub>2</sub> versus input charge




# T<sub>1</sub> jitter over input charge




# TDC differential/integral non-linearity





jitter on TDC 7 ps




# Full chain T<sub>1</sub> jitter over input charge @ 0.7 fC threshold




# Full chain T<sub>1</sub> rms jitter over pixel position






# GTK cooling & electro- mechanical integration

# Tracker setup






- Sensor&bonds: 0.24%  $X_0$   
(200  $\mu\text{m}$  Silicon)
  - RO chip: 0.11%  $X_0$   
(100  $\mu\text{m}$  Silicon)
  - Structure: 0.10%  $X_0$   
(100  $\mu\text{m}$  Carbon fiber)
  - Total: 0.45%  $X_0$  uniform
- Readout chip (12 x 20 mm),  
power < 3.2W per chip  
(2 W/cm<sup>2</sup>)
  - Vacuum
  - Radiation
  - max. Temperature: 5 degree C,  
aiming for -20 degree C




# Cooling systems under investigation


- carbon plate, conductive cooling
- micro channels
- convective cooling in a vessel







# $\mu$ channel cooling




# Micro channel cooling



## LTCM/IBM Boiling Study: Microchannel Silicon Heat Sink

### View of One Silicon Test Section Investigated with Refrigerants



Si: 31 x 31 x 1 mm<sup>3</sup>  
surface roughness 160 nm  
134 parallel channels:  
l = 20 mm, w = 67 μm, h = 680 μm,  
separation 92 μm

255 W/cm<sup>2</sup>

Top Side: Microchannels in Silicon    Bottom Side: Heater and Temp. Sensors

*Agostini et al.: To be published in Int. J. Heat Mass Transfer, in press.*


### Brief Introduction to Two-Phase Flow and Boiling in Microchannels

**Prof. John R. Thome  
and Lorenzo Consolini**

Laboratory of Heat and Mass Transfer  
Faculty of Engineering Science  
Ecole Polytechnique Fédérale de Lausanne  
Lausanne, Switzerland





# Production principle



Micro channels etched in Si wafer  
Cover wafer is bonded to channels  
Wafers thinned in beam area

# CERN / EPFL process - proto 3

$\mu$ channel fabrication at EPFL-CMI (Center of MicroNanoTechnologies [cmi.epfl.ch](http://cmi.epfl.ch))




Nanoport assemblies N-333




# Silicon – Pyrex bonding

## Si-Pyrex anodic bonding










# Cooling tests




IR camera







# cooling vessel for the GTK



# Cooling vessel










# COOLING VESSEL




THE COOLING VESSEL @ 1,5 bar


# Electro-mechanic integration

# GTK assembly carrier


Top view




Bottom view




# Vessel & carrier board outside view





# Next steps

- Bump bonding of sensor assembly
- Qualification of sensor assembly in laser/beam test
- Converge on one architecture
- Design of full pixel matrix
- In parallel electro-mechanical/cooling integration studies
- Installation end 2012



# Summary

- 300 x 300  $\mu\text{m}^2$ , 100 ps pixel detector for NA62  
GigaTracker
- Specifications challenging, demanding integration,  
material budget, cooling and time stamping
- Demonstrator ASIC has shown very good results  
EOC - 55 ps full electronics chain jitter
- Integration design is advanced