



#### Precision Timing with Low Gain Avalanche Detectors in the CMS MTD Endcap Timing Layer

Marco Costa

INFN & University of Torino On behalf of CMS Collaboration

IPRD19-15th Topical Seminar on Innovative Particle and Radiation Detectors – Siena – October 2019

### **The High-Lumi LHC challenge**









At HL-LHC: without extra info on the track 15-20% luminosity loss



### Timing resolution requirements

#### HL-LHC:

- According to CMS simulations:
- <t<sub>vertex</sub>><sub>RMS</sub>= **153 ps**
- •Average distance between two vertexes: 500 um
- •Fraction of overlapping vertexes: **15-20%**
- •Of those events, a large fraction will have significant degradation of the quality of reconstruction





With **30ps time resolution**, instances of vertex merging are reduced from 15% in space to 1% in space-time

**Mip Timing Detector** in CMS to consolidate particle flow performance at 140PU events, and extend it to 200PU

### **CMS MIP Timing Detector**



#### A precise timing detector can be used for Particle Identification or for pile-up suppression





MTD TDR Fully Approved https://twiki.cern.ch/twiki/pub/CMS/MTDTechnicalDesignReport/MTD\_TDR\_final\_20191002.pdf

### ETL instrumented with Ultra Fast Silicon Detectors



Ultra Fast Silicon Detectors (UFSDs) are Low Gain Avalanche Diodes (LGADs) optimized for timing employing a thin multiplication layer to increase the output signal at the passage of a particle of a factor ~ 10 - 20



The low-gain mechanism, obtained with a moderately doped p-implant, is the defining feature of the design.

The low gain allows segmenting and keeping the shot noise below the electronic noise, since the leakage current is low.

### Silicon time-tagging detector





#### Time is set when the signal crosses the comparator threshold

The timing capabilities are determined by the characteristics of the signal at the output of the pre-Amplifier and by the TDC binning.

#### Strong interplay between sensor and electronics

#### Good time resolution needs very uniform signals



Signal shape is determined by Ramo's Theorem:

i∝qvE

holes

1E+6

1E+5



Carrier velocities vs. electric field

μe=1350cm<sup>2</sup>/Vs, μe=480cm<sup>2</sup>/Vs, vest=1.1E7cm/s, vest=9.5E6cm/s

1E+4

Electric field E [V/cm] Figure: Electron and hole velocities vs. the electric field strength in silicon.

1E+8

1E+7

Velodity v [cm/s] 1E+e

1E+5

1E+4 + 1E+2

1E+3

#### Weighting field

The key to good timing is the uniformity of signals:

Drift velocity and Weighting field need to be as uniform as possible **Basic rule: parallel plate geometry** 



#### Gain current vs Initial current





Significant improvements in time resolution require thin detectors



#### **Time resolution**



#### UFSD time resolution

UFSD from Hamamatsu: 30 ps time resolution,





### Foundries Producing LGADs for the MTD

#### Using LGADs for a "CMS size" detector poses many challenging: 3 sensor producers considered







Producers have different approaches for radiation damage mitigation, but all vendors can fulfil the CMS requirements, including a factor of 2 safety margin

#### CMS1 delivered in Q3 2018 Next production: Q4 2019/Q1 2020

CMS1 production is due to arrive in Q4 2019 / Q1 2020 Next production: Q4 2019/Q1 2020

Q3 2021: Sensor vendor qualification and final geometry selection

Q3 2022: Sensor vendor selection and pre-production start

ON SCHEDULE

# CMS

### UFSD time resolution summary

The UFSD advances via a series of productions.

For each thickness, the goal is to obtain the intrinsic time resolution **Achieved:** 

- 20 ps for 35 micron
- 30 ps for 50 micron

Comparison WF2 Simulation - Data Band bars show variation with temperature (T = -20C - 20C), and gain (G = 20 -30)

200 Resolution without gain FBK - PIN (NA62) 180 FBK - UFSD Resolution [ps] 160 HPK - UFSD 140 UFSD1 -WF2: Jitter+Landau - UFSD 120 ·····WF2: Jitter - UFSD 100 \*\*\*\*\* --WF2: Landau - UFSD UFSD2, 3 80 60 40 20 0 100 150 200 0 50 250 300 Thickness [µm]



### **ETL Structure**



Average 1.8 hits per track

#### Designed for $\sigma < 50$ ps per hit

- 1: ETL Thermal Screen
- 3: Disk 1 Support Plate
- 4: Disk 1, Face 2
- ETL Mounting Bracket
- Disk 2, Face 1
- 7: Disk 2 Support Plate
- Disk 2, Face 2
- HGCal Neutron Moderator
- 10: ETL Support Cone
- 11: Support cone insulation
- 12: HGCal Thermal Screen





Sensors are mounted in rows on each face of Aluminum cooling disks, staggered wrt opposite face to host readout boards without loosing coverage



### UFSDs for the ETL

#### Using UFSDs for a "CMS size" detector poses many challenging

#### Sensor specifications:

- Intrinsic Gain: 10-20
- Pad size: 1.3 x 1.3 mm<sup>2</sup>
- High fill factor (>85% per layer)
- 2-disk x-y layout
- Number of sensors: ~18000 (~ 16 m<sup>2</sup>, ~2k 6-inch wafers)
- Sensors of 2x4 cm<sup>2</sup>
- Radiation hardness





#### **Irradiation effects**



#### Irradiation causes 3 main effects:

- Decrease of charge collection efficiency due to trapping
- Doping creation/removal (the Gain fades)
- Increased leakage current, shot noise





v = 1.0E+00e<sup>-8.5E-16x</sup> • W14 Ga <CV>

Carbon addition works really well, increasing by a factor of 2-3 the radiation hardness

But...

→ more details in Marco Ferrero contribution in poster session



### Vendors performances...so far





- All vendors successful in delivering G = 10 till the end of HL-LHC
- CNM HPK similar behavior, while
- FBK, can reach G = 10 at lower Bias

#### Refs:

<u>https://arxiv.org/abs/1804.05449v2,</u> <u>https://arxiv.org/abs/1707.04961,</u> <u>https://doi.org/10.1016/j.nima.2018.08.040</u>

#### On the detector sensor biasing scheme



- Strong Bias increase needed to maintain G = 10 as a function of the irradiation level (FBK lower Bias than CNM, HPK)
- Detectors at different rapidity (radius) work at different Bias



### **FNAL Test Beam**

iation Detectors

M.Costa - 15th Topical Seminar on Innovative Particle at



### FNAL Test Beam: from single pad to arrays



#### Uniformity has been studied on 16 pads arrays using a 16ch readout board







Efficiency >99% (except gaps) Interpad distance investigated: Fill Factor >85% per layer

Interpad HPK 2X2 IP3 185V - 76  $\pm$  5  $\mu$ m



5.283/5 5.283 / 5 26.83 ± 0.003182 0.02744 ± 0.005994 0.4787 ± 0.006604

0.5036 ± 0.006367

### IV sensor characterization



#### It is impossible to test several m<sup>2</sup> of sensors using a particle beam: uniformity checks using automated systems

Using a probe card it is possible to measure automatically 25 pads

All pads have a similar current @300V



Very few channels have a leakage current away from the mode:

Table 3.4: Summary of the uniformity studies on the latest sensor productions.

Foundries	Sensor type	# Sensors tested	# Warm pads	# Bad pads	Comments
FBK	$4 \times 24$ pads	152	14 (0.1%)	0	bias = 100 V
FBK	5x5 pads	23	4 (0.7%)	0	bias = 300 V
HPK	$4 \times 24$ pads	15	20 (1.3%)	0	bias = 250 V

Leakage current > 10x the mode

Leakage current too high: sensor failure





Fully automated visual checks and IV characterization of the 5-10% wafer under development

### ETROC: read-out ASIC for ETL



ETROC, currently under design at FNAL, will be able to read out 16 m<sup>2</sup> of UFSDs, measuring the time of arrival with a precision better than 50 ps per hit (<30 ps per track)



**Requirements:** 

- < 50 ps per hit: ASIC contribution <40 ps
- Pad Size: 1.3x1.3 mm<sup>2</sup>
- Input capacitance: 3.4 pF
- MPV for MIP: ~6 fC for UFSD @  $10^{15}$  neq/cm<sup>2</sup>
- Buffer latency :12.5 µs
- Trigger rate: Up to 1 MHz
- Time Of Arrival: ~ 5 ns windows
- Time Over Threshold: ~ 10 ns windows
- Power consumption: <4 mW/ch (80 kW total)

### **ETROC0** Design



# The front-end has an analog part optimized for UFSDs; 2 time to digital converters per channel; digital buffers and I&O



### **ETROC Schedule**





### **ETROC Preamplifier + Discriminator**



#### The analog part of the front-end is capable of performing according to the design requirements



#### **ETL** expected performance



The expected time resolution per track (2 hits) is expected to be better than 30 ps



### Conclusions



- Sensor on schedule
- LGAD is a mature technology
- Ultra fast silicon detector design choices nearing completion
- Received good sensors capable of satisfying ETL requirements
- <40 ps time resolution at the end of life is achievable
- Test of large arrays proved
- Test of "very large" number of sensors under development
  - ASIC on schedule
- ETROCO with analog part produced and test on going
- Good agreement with simulations
- ETROC1 submitted this summer





1: AIN module cover 2: LGAD sensor 3: ETL ASIC 4: Mounting film 5: AIN carrier 6: Mounting film 7: Mounting screw 8: Front-end hybrid 9: Adhesive film 10: Readout connector 11: High voltage connector 12: LGAD bias voltage wirebond 13: ETROC wirebonds

Test with sensors (on bench and with beam) planned in Q1 2020 ...... STAY TUNED

•





## Backup

#### **ETROC** details

#### Summary

Table 3.5: A summary of ETROC requirements.

Requirement	Value	Comments
Process	TSMC 65 nm MS RF LP 2.5 V with metal stack 1P9M_6X1Z1U_RDL (CERN)	
Power supply	1.2 V	
Timing resolution	40 ps	Total timing resolution per hit including 30 ps contribution from sensor is 50 ps.
Pixel size	$1.3 \times 1.3 \text{ mm}^2$	
Pixel capacitance	3.4 pF	50 $\mu$ m thickness
Pixel matrix size row x column	$16 \times 16$	
Power consumption	below 1 W/chip	6
Data storage capability	12.8 µs	Level-1 trigger latency
Trigger rate	Up to 1 MHz	
Operation temperature	-30 °C to +20 °C	
TID	100 Mrad	
SEU	TBD	system requirements

#### Power consumption

Table 3.7: A summary of ETROC power consumption for each circuit component. The preamplifier, discriminator, and TDC values are obtained from post-layout simulation with conservative assumptions about occupancy and operating temperature. The SRAM and global circuitry power consumptions are conservative extrapolations from similar circuits used in the ALTIROC.

Circuit component	Power per channel [mW]	Power per ASIC [mW]
Preamplifier (low-setting)	0.67	171.5
Preamplifier (high-setting)	1.25	320
Discriminator	0.71	181.8
TDC	0.2	51.2
SRAM	0.35	89.6
Supporting circuitry	0.2	51.2
Global circuitry		200
Total (low-setting)	2.13	745
Total (high-setting)	2.71	894