


SRS-BASED TIMEPIX3 READOUT

Markus Gruber

23.10.2019

RD51 collaboration meeting




KEY INFORMATION

- Hardware concept same as for Timepix@SRS
- Firmware written in Verilog
- Software written in Python
- Usage of the basil framework
- Open source (GPL-3.0 license)
- Usage of a continuous integration pipeline for testing


HARDWARE AND SOFTWARE

HARDWARE CONCEPT






Intermediate board with chip carrier and Timepix3




Chip carrier




Adapter card

- One base module: `tpx3.py`
- Offers all functions of the Timepix3 to other modules
- Settings via YAML files
- Data storage in HDF5 files


SOFTWARE - SCANS




Scan at pixelthreshold 0





Scan at pixelthreshold 15



EQUALISATION – PIXELTHRESHOLD DISTRIBUTION




S-CURVES



TESTING

TESTING



TESTING – CURRENT TESTS


- Write and read all DACs with all possible values
- Write and read all config registers with all possible values
- Write and read random pixel matrices
- Check the ChipID
- Check of software error messages

TESTING – ADDITIONAL FUTURE TESTS


- Test of analysis and plotting functions
- Check of communication based on local headers (chip specific communication)
- Check of the data storage backend
- Tests of DAC voltages / currents and of chip temperature

DESIGN GOAL


DESIGN GOAL





DESIGN STATUS



DATA STORAGE AND MONITORING



GRAFANA AND DATABASE TEST WITH TIMEPIX



GAS MONITORING



CONCLUSION

- Development of base functions (nearly) complete
- Scans in development
- Next steps:
 - Storage backend
 - Multiple chips
 - Monitoring

LINKS

- Tpx3-daq: <https://github.com/SiLab-Bonn/tpx3-daq>
- Basil: <https://github.com/SiLab-Bonn/basil>
- Grafana: <https://grafana.com/>
- TimescaleDB: <https://www.timescale.com/>