New SRS Hardware



SRS video

https://drive.google.com/open?id=1I4WKhdKDPnL8NvRtvZsY6-sGOQZDwVZn

SRS full transition completed VMM3 hybrid, 50 hybrid pilot production rev.4 success, volume production (SRS Tech) VMM3 coolers, completed & available as kit **DVM card rev 5 for VMM**, full revision FW and HW, 2 protos built, volume production (SRS Tech) CTF card rev 6, 5 built, volume production(SRS Tech) Minicrate ABC, 10 prototypes built, commercial production started (NEOHM) => CERNstore HRS adapters, variants available APIC preamp-shaper, 10 protos built, 5 on order


ongoing, coming

- Eurocrate V2, 8 FEC slots prototypes built, commercialization planned 2020
- MCA plugin for APIC (wireless), very successful summer student project, much advanced and being continued
- Powerbox for VMM, delayed due to higher priorities, to be resumed

VMM hybrid rev4.x

SRS hybrid carrier 2 xVMM3a ASICs, 128 ch. HRS connector


One of 32 channels per VMM ASIC Continuous* readout mode



38 bit, data-driven event frames

* so far, only continuous mode implemented in SRS readout


SRS hybrid V4.x bottom side




SRS hybrid V4.x (top side)

uADCs ADS1015, 12 bit 4 channels (readout via I2C) Connected to PDO, PTO, MO analogue lines on P1, P2 IC10 - U2 VMM1 IC11 - U3 VMM2 Power input P1 (FPGA, Flash LDOs: IC5-9 are 2-Ampere Min. 2.9 V CMOS LDO's of type GND ADP174ACPZ-R7 IC7 VDPP, 1.2V, 150 mA preamplifiers Power input P2 (VMMs IC6, VDD, 1.2V, 400mA analogie min 1.7V section IC9, VDDAD, 1.2V 200mA, ADC's IC5, VDD, 1.2V 150 mA, Digital +SLVS 0000 drivers GND fixing hole IC8, VAUX, 2.5V, 150mA, FPGA and Flash

access to analogue VMM signal (1 selected channel of 64)




analogue MO signal output for different pulser amplitudes




12 bit micro ADC's have been added on V4: I2C readback of pulser DAC, threshold DAC, band-gap reference, core temperature, analogue pulse peak, analogue time ramp

VMM convection cooler keep chip core < 55 C


reduced height, cable un-stress guides, M3 holes for fixation screws




cable brackets & hybrid weight




Weight of VMM hybrid incl. cooler + cable: 100 gram



Height over detector plane with convection cooler: 22.5 mm



Cable brackets



VMM "cooler kit* "



*Cooler kit: -top convection cooler -bottom cooler plate -screws and spacers -AUX connector -Cable bracket -MMCX shells -thermal pads Material prov. by user -thermal paste -cables and lugs -dongles -Tools

Fully detailed VMM assembly document and 3D files: https://drive.google.com/open?id=1I8jf9ibZB9mMRGNDUH20axg6y3e07zfc

10x10 GEM with 4 VMM hybrids (256+256 channels)

See talk by : Lucian Scharenberg




Connectors for AUX VMM power


4x VMM hybrids with convection coolers

DVM card rev. 5 FEC card adapter for VMM frontend

DVMcard (VMM frontend)




direct HDMI power for VMM hybrid



up to 8 VMM hybrids can get connected in direct mode


FEC V6 card SRS Frontend Concentrator Virtex-6 based with 1 GB Ethernet

FEC Frontend Concentrator Card



The FEC card is built around a Virtex-6 FPGA with firmware resident Ethernet/UDP core. Three PCIe connectors provide the interface to SRS Adapter cards with 18 x high –speed I/O channels, 4 x I2C branches and power for adapter cards including power for 8 APV frontend links. A back-side SODIMM connector allows for addition of a DDR3 extension memory. Several User interfaces are available for custom-programmed applications (Virtex-6 Firmware). The default firmware binaries for either APV frontend or VMM frontend can be programmed the frontpanel JTAG connector (fits with Xilinx Dongle). Downloads are available on https://gitlab.cern.ch/SRS_firmware/fec_firmware/fec_firmware/projects_fecv6

FEC / DVMcard combo



VMM software repositories for VMM DAQ and Slow controls

2019 DAQ system for SRS with VMM

Credits: D. Pfeiffer et al.

ow Control Calibrati	on Logging													
	FEC 1													
en Communication	General Advanced	HDMI 1	HDMI 2 HDMI 4 HDMI 5											
alive	L0 settings	Hybrid												
	sL0enaV	injuna	Hybrid 1											
	sL0ena		VMM	VMM 1 VMM 2										
			The second se											
leset Warnings	Doffset 0 0		√ 1 √ 2	General Settings Adva	anced Settings	Char	nnel Se	ettings						
				Input charge polarity	negative •					SD		SZ010b	SZ08b	SZ06b
	rollover 0 ¢		Position				SC S	L ST	STH S	Vm 0	· SMX	0 mV 👻	0 ns 👻	0 mV 👻
1	window 0 0		Axis	Analog (Channel) Monitor	Pulser DAC *									
	truncate 0 💠		Y *	Gain (sg)	3.0 mV/fC +					0 mV		• Vm 0		
2	nskip 0 💠			TAC Slop Adj (stc)	60 ns 👻					0 mV		• Vm 0		
3	sLOcktest		Position								-	• Vm 0		
4	Deprecated		65535 🤤	Peak time (st)	200 ns *						-	▼ Vm0		
5			120	ReadADC	ADC res.						-	▼ Vm 0		
	Frame Cnt 👻			SRAT Mode	Timing At Peak *						-	▼ Vm 0		
6	HINFO+Dataler +		Geographical Position								-	▼ Vm 0		
7											-	• Vm 0		
8	High Res.			Neighbor Trigger (sng)	Disable At Peak					0 mV		▼ Vm 0		
	Triggered Mode		Read I2C								-		0 ns 🔻	
				Analog tristates	Sub Hysterisis						-	▼ Vm0		
	Enabled		S6								-	• Vm 0		
	Time offset (ns)		СКТК	ADC						0 mV		▼ Vm0		
Global ACQ	1024000		0 ns	ADC								▼ Vm 0		
0.1	Time window (ns)	V 1	СКВС	ADCs	8-bit Conv. Mode					0 mV		• Vm 0		
Pulser	102350			10b ADC 200ns -	8b ADC 100ns -					0 mV		▼ Vm0		
	Trigger Delay (ns)		40MHz • 18.72										0 ns 🔻	
External	0		CKDT	6b ADC Low -							-	▼ Vm 0		
	·		80 MHz	Burger and the second se								• Vm 0		
ACQ On			CKBC skew	Dual Clock						0 mV		▼ Vm 0		
			0 ns								-	• Vm 0		
ACQ Off	WarmInit FEC		TK Pulses	Puel Charles ADT	lock Data Dual Clock 6-bit					0 mV		▼ Vm 0		
	Reboot FEC			Dual Clock ART Dual C	JUCK LIATA DUAL CIOCK 6-bit					0 mV		• Vm 0		
ig file	Link Status		2								-		0 ns 💌	
			Set all Hybrids									• Vm 0		
											-	▼ Vm0		
leasurementConfig	Read System		Test Pulse								-	▼ Vm 0		
	Parameters		Skew	Threshold DAC 270	241.45 mV						-	▼ Vm0		
	FEC Response		Ons 👻							0 mV		▼ Vm 0		
			Width	Test Pulse DAC 500	\$ 428.62 mV					0 mV		• Vm 0		
	Clear		128x25ns *								-	▼ Vm 0		
Load	Data, 3: 0 🔺										-	• Vm 0		
	Data, 4: 0 Data, 5:		Polarity	Apply t	o all VMMs					Vm 0	*	▼ Vm0	0 ns 👻	• Vm 0
Save	20055055		Positive +	Hard Reset										
	*													

ESS DAQ : https://github.com/ess-c

Analysis tool for ESS DAQ data : https://github.com/ess-dmsc/vmm-h

VMM3a slow control: https://gitlab.cern.ch/mguth/VMM-sc


Slow Controls GUI for SRS run con with VMM3 frontend connected via

https://cds.cern.ch/record/2296761/files/document.pdf

Note: for DVMcard V5.x FEC firmware needs to be flashed with new version


CTF card rev 6

common cock and trigger for several (max. 8) FECs



CTF clock and trigger Fanout

Design: G. Sekhniaidze Distributor: SRS Technology




Minicrate ABC

Powered SRS crate for 2 FECs and 1 CTF


Minicrate ABC (APV frontend)

slots for 2 FEC + 2 ADC, 1 CTF and direct HDMI power for APV




Minicrate ABC (VMM frontend)


slots for 2 FEC + 2 DVM, 1 CTF and direct HDMI power for VMM



New ATX card wiring (inside all new SRS crates)



New Minicrate ABC features



remote ON/OFF/RESET via coax cable



backside swingdoor and standoff feet



New power access panel and Status LEDs



local ON/OFF/RESET switch



3 slots (bottom = CTF) due to new low-profile ATX adapter



CTF slot and CTF power connector

Frontend adapters terminators and adapters for MPGD connectors

Adapter VMM hybrid (HRS) to legacy Panasonic detector




HRS hybrid to Panasonic detector

Revised adapter version 1: correct neighbor sequence 2: fits with cooler plate


Credits: A. Rusu

terminators for unused HRS slots on detector frames



TRS terminator configuration Example:

channel cluster 2 \rightarrow Coax out (1M Ω) all other channels \rightarrow 1M term. to GND




HRS Terminators on NMX detector



Credits: Jerome Samarati


APIC -> MAPIC project MCA plugin for analogue amplifier shaper



APIC manual: Miniweek Feb. 2018 https://indico.cern.ch/event/702782/contributions/2900690/

APIC 2017

Add a wireless MCA (Multi Channel Analyzer) function to the yellow APIC box






2019 upgrade project APIC => MAPIC summer student project: MCA card integration inside APIC box


MAPICs is implemented as plugins to the existing APIC

- Python D card (PYBD) STM32F..
- Python D carrier debug/plugin card
- Peak stretcher card (PSC)
- Rainbow cable (PYBD to PSC)
- Wifi Antenna with coax cable


Major software effort completed:

Micro-Python, C-lang, MCU libraries Python network sockets, Tinker GUI, Matplotlib





⁵⁵Fe Spectrum with MAPIC (wireless)



MAPIC Project to be continued/ finalized in 2020. All APICs in production now will Be prepared for MAPIC plugin. Full talk on MAPIC by summerstudent Ryan Griffiths see


https://drive.google.com/open?id=15KHmR0vd-AxUYe12keT9Q9PIRdPeNenS

Eurocrate V2 (in preparation)

upgrade of 4 slot Eurocrates to 8 slot FECs with VMM frontend

Eurocrate V2

for up to 8 FEC+DVM, 1 CTF and direct HDMI power for VMM



Planning & priorities 1 firmware, 2 hardware

1 Firmware to enhance SRS-VMM systems

To-do list FW (draft):

1.) add configuration readback (system stability)

- 2.) add powerup default configuration from ID-Prom (user friendliness)
- 3.) add VMM serial number readback from new ID chip (tracability)
- 4.) add Fast-OR (ART) transmission to Powerbox->FEC (level-0 Trigger gen.)
- 5.) stablilize readout at highest trigger rates (stable operation up 1 MHz /ch)
- 6.) add Master-Slave, readout mode (2 x No of channels per FEC = 2 x BW) 1st phase
- 7.) improve uplink to match 2x320 Mbps rate of VMM (2 x BW)
- 8.) add geographic position readout (detector consistency)
- 9.) add Atlas (non-continuous) trigger mode (32 bit data frames, higher BW)
- 10.) implement spill-buffer mode (4x trigger rate to DDR3 buffer in FEC) 2st phase

2 HW for high-rate VMM systems

To-do list HW (draft):

1.) launch Powerbox 2k (master-slave mode 2x BW)
2.) add geo. chip to next revision (goes with FW point 8)
3.) add "bad VMM" jumpers (declassified 64 channel hybrids)
4.) upgrade hybrid from Spartan-6 FPGA to 'state-of-art" FPGA

-> (higher rate, higher radiation immunity, better support)

6.) upgrade VMM hybrid components (i.e. LDO's) to higher radiaton levels

(high radiation frontends)

Summary

GB ethernet

SRS transition to VMM frontend is almost complete

- 1. 4th revisions VMM hybrid, 4 years: ready for experiments and users
- 2. VMM cooling was a big issue: has been solved
- 3. DVMcard was another big issue: HW and FW are ready
- 4. New SRS crates, very big Issue: commercialization started, certification may follow
- MPGD connector transition from Panasonic -> HRS: not easy.
 But HRS is MUCH better
- 6. Adapters sounded easy (but were not): another critical issue solved
- 7. MAPIC idea started with low credibility and made a big impact ! lets finalize it properly
- 8. Priorities for full commissioning of VMM frontend well understood, FW + HW
- → last mile of SRS –VMM after 4 years: keep fingers crossed !

Thank you !

Doubt is an uncomfortable condition, but certainty is a ridiculous one François-Marie Arouet (Voltaire)