


# VMM and the SRS – update & plans in Bonn

Michael Lupberger (University of Bonn)

RD51 Collaboration Meeting, CERN 23.10.2019








VMM ASIC (developed for ATLAS NSW by BNL) was implemented in SRS https://doi.org/10.1016/j.nima.2018.06.046

System overview:



Project in transition phase from R&D to production, ongoing activities:

- $\rightarrow$  final hardware
- $\rightarrow$  firmware improvements
- $\rightarrow$  common DAQ software
- $\rightarrow$  auxiliary services: cooling, powering




- New research project NexGRIND at Physics Institute (PI) led by Jochen Kaminski: Neutron detectors and readout electronics
- $\rightarrow$  SRS with VMM and Timepix3
- $\rightarrow$  Continue SRS VMM activities:
- SRS FEC and hybrid Firmware development, support hardware production
- SRS SRU firmware for VMM data
- Need for hardware in our group: O(200) hybrid system for detector development
- Develop cooling for O(200) hybrid detector
- → Continue SRS Timepix3 activities (Markus Gruber's talk)

Interest on VMM for COMPASS tracker upgrade at HISKP (Bernhard Ketzer's group) Part of my Marie Curie Fellowship GenEl starting early 2020

- $\rightarrow$  SRS with VMM for R&D
- Evaluate noise of VMM and RD51 hybrid in comparison to APV
- Need for hardware: 4(at least) hybrid lab setup



- Contineous data taking boundary conditions requires unambiguous time measurement: Time measurement in VMM: BCID and TDC
- TDC: inter BCID cycle time measurment by 8-bit Time To Amplitude Converter (TAC)  $\rightarrow$  ok
- BCID: 12 bit counter incremented by tunable clock (2.5 MHz 80 Mhz)
- $\rightarrow$  overflows after 4096 clock cycles (clk)
- $\Rightarrow$  higher order counter needed to keep unambiguous time measurement  $\rightarrow$  readout cycle  $\leq$  4096 clk
- Currently: readout cycle = 4096 clk! = BCID overflow






From first safe implementation: remains of sequential data taking:


«Acquisition Window» (ACQ Win): Time when data can be aquired, but not quite:

- VMM is self tirggered, so always aquires data, when enabled
- window generated in firmware, not processing VMM data from outside window
- data forwarding and sending when ACQ Win is closed
- data from end of cycle n-1 could appear in cycle n






Further problem: Data processing in readout chain



Clear data during processing, to avoid data from cycle n-1 in data from cycle n: does not work



Further problem: Data processing in readout chain



Clear data during processing, to avoid data from cycle n-1 in data from cycle n: does not work  $\rightarrow$  solution: VMM soft reset

#### **VMM** Firmware **Ongoing optimisation** UNIVERSITÄT BONN

VMM soft reset test: Internal test pulse injected into 4 channels on two VMMs

Bus/Signal	Х	0	800 -760 -720 -680 -640 -600 -560 -	520 -480 -440 -400 -360 -	320 -280 -240 -200 -160 -	120 -80 -40 .		80 120 160 200
/ds_gen[0].Inst_vmm2datads/cktk_en2	0	C						
/ds_gen[0].Inst_vmm2datads/cktk_en	0	C						
/ds_gen[1].Inst_vmm2datads/cktk_en	0	C						
/ds_gen[0].hdmi_ser/txd_int<0>	0	C						
/ds_gen[0].Inst_vmm2datads/data0q	0	C						Π
-/testpulse_i VMM internal test pulse	0	0						
/vmm_data0<0>	1	0				lata		n
/ds_gen[0].Inst_vmm2datads/data1q	0	1						
/ds_gen[1].Inst_vmm2datads/data0q	0	1				lata III		Π
/vmm_data0_i<1>	1	0			<u> </u>			
-/acc_wind<1>	1	1	Data cham	nel: <u>1234</u>				
<pre> % /acc_wind[1]_tki_startup[0]_or_2_00T %  %  %  %  %  %  %  %  %  %  %  %  %</pre>	3	3			3			)
<pre>-/acc_wind[1]_tki_startup[0]_or_2_0UT&lt;0&gt;</pre>	1	1						
/acc_wind[1]_tki_startup[0]_or_2_0UT<1>	1	1						
VMM internal soft reset	0	0		No soft rese	21			
የ- <mark>∕vmm_ena_i</mark>	3	3			3			>
-/vmm_ena_i<0>	1	1						
/vmm_ena_i<1>	1	1						
23.10.2019			cycleா பு	erger CYC	e n	C	ycl	e n+1 <sup>8</sup>

#### **VMM** Firmware **Ongoing optimisation** UNIVERSITÄT BONN

VMM soft reset test: Internal test pulse injected into 4 channels on two VMMs

Bus/Signal	Х	0	800 -760 -720 -680 -640 -600 -560 -{ 	<b>520 -480 -440 -</b> 4	00 -360 -320 -280 -240 -200 -160 - 	120 -80 -40 ( 	) 40 80 120 160 200
/ds_gen[0].Inst_vmm2datads/cktk_en2	0	0					
<pre>_/ds_gen[0].Inst_vmm2datads/cktk_en</pre>	1	0					
<pre>_/ds_gen[1].Inst_vmm2datads/cktk_en</pre>	1	0					
<pre>-/ds_gen[0].hdmi_ser/txd_int&lt;0&gt;</pre>	1	1					
<pre>-/ds_gen[0].Inst_vmm2datads/data0q</pre>	0	0					
-/testpulse_i VMM internal test pulse	0	0					
<pre>_/vmm_data0&lt;0&gt;</pre>	0	0			VMM0 c		
<pre>_/ds_gen[0].Inst_vmm2datads/data1q</pre>	0	0					
<pre>_/ds_gen[1].Inst_vmm2datads/data0q</pre>	0	0			VMM1 c	lata III	
<pre>/vmm_data0_i&lt;1&gt;</pre>	0	0					
-/acc_wind<1>	1	1	Data chanı	nel: 1	2 <del>3</del> 4 channel 2 data	cut/erase	d) during readout*
<pre> % /acc_wind[1]_tki_startup[0]_or_2_00T </pre>	3	3			3		
<pre>-/acc_wind[1]_tki_startup[0]_or_2_OUT&lt;0&gt;</pre>	1	1					
/acc_wind[1]_tki_startup[0]_or_2_OUT<1>	1	1					
-/bcr VMM internal soft reset	0	1			Soft reset during r	eadout	
Ŷ <mark>∕vmm_ena_i</mark>	3	0	3	)	( 3	)	3
-/vmm_ena_i<0>	1	0					
/vmm_ena_i<1>	1	0					
*Data of incompletely read channels is further processed in filmware (channel 2 in this example) CYCIO CYCIO CYCIE N CYCIE N CYCIE N							



### Software implementation of soft reset

		IP address FEC		VMM	VMM 1 VMM 2	
	Reset <u>W</u> arnings	10 0 0 2		✓ 1	General Settings Advanced Settings Channel Settings	al starl
	FEC	HDMI			Input charge polarity negative v SD SZ010b SZ0 SC SL ST STH SM 0 mV v SMX 0 mV v 0 ns	
				✓ 2	Analog (Channel) Monitor Temperature sensor V	• •
	<b>√</b> 1	<u>1</u> <u>5</u>			Gain (sg) 3.0 mV/fC - 0 mV - 0	
	2			Position	TAC Slop Adi (stc) 60 ns	
	3	<u>2</u> <u>6</u>		Axis	Peak time (st)     200 ns     3     0     0 mV      0 mV      0 mV	▼ 0 mV ▼
	4			Y		▼ 0 mV ▼
		<u>3</u> <u>7</u>		Position	ReadADC ADC res.	▼ 0 mV ▼
	5			65535	SRAT Mode         Timing At Peak         6         0 mV +         0 mV +         0 ns	▼ 0 mV ▼
	6	_ 4 ✓ 8				▼ 0 mV ▼
	7			S6		▼ 0 mV ▼
		Trigger_Acquisition		СКТК	Analog tristates Sub Hysterisis	
	8	(Feedout		0 ns 👻		▼ 0 mV ▼ ▼ 0 mV ▼
	ACQ	ffe cycle len.	<b>√</b> 1	CKBC Duty cycle		▼ 0 mV ▼
	ACQ	100 🌲 ACQ Sync		40N - 18.7 -		▼ 0 mV ▼
	Global ACQ	3700 🌲 ACQ Win		СКДТ	10b ADC 200ns v 8b ADC 100ns v 14 0 0 mV v 0 ns	▼ 0 mV ▼
	Pulser			40 MHz 👻		▼ 0 mV ▼
		81 🌲 TP Delay		CKBC skew		▼ 0 mV ▼
	External	0 BCID Reset		0 ns 👻		▼ 0 mV ▼
	ACQ On	Clear S6 FIFO at	Soft	reset c	Can be put to any Dual Clock ART Pual Clock Dati Dual Clock 6-br	
	ACQ Off	ACQ Sync	nocit		readout cycle (0 is off)	▼ 0 mV ▼
		Acceptance Win	hoai	Test Pulse		▼ 0 mV ▼
23.1	Config file	Dutside ACQ win open FEC wr FIFO	Pron	osal: h	eqinning of cycle	▼ 0 mV ▼
				ORCH-	Threshold DAC 300 ▲ 265.48 mV 23 0 0 mV ▼ 0 mV ▼ 0 mV ▼ 0 ns	▼ 0 mV ▼



### Software implementation of soft reset

		IP address FEC	VMM	VMM 1 VMM 2
	Reset <u>W</u> arnings	10 0 0 2	<b>√</b> 1	General Settings Advanced Settings Channel Settings
	FEC	HDMI		Input charge polarity negative v SD SZ010b SZ08b SZ06b SC SL ST STH SM 0 mV v SMX 0 mV v 0 ns v 0 mV v
			✓ 2	Analog (Channel) Monitor Temperature sensor 🔹
	<b>√</b> 1	<u>1</u> <u>5</u>		Gain (sg) 3.0 mV/fC    0    0    0    0    0    0    0
	2		Position	TAC Slop Adj (stc)       60 ns       1       0       0       0       0       mV        mV <
	3	<u>2</u> <u>6</u>	Axis	Peak time (st)         200 ns         Image: Construction of the
	4		Y •	
		<u>3</u> <u>7</u>	Position	
	5		65535	SRAT Mode         Timing At Peak         6         0         0         0         V         0         mV         0         mV         Image: Non-training at Peak         0         mV         Image: Non-training at Peak         0         mV         Image: Non-training at Peak         Ima
	6	<u>4</u> <u>√</u> <u>8</u>		Neighbor Trigger (sng)     Disable At Peak         7     0mV ▼       8     0mV ▼       0mV ▼     0mV ▼
	7		S6 CKTK	
	8	Trigger_Acquisition	0 ns 👻	Analog tristates Sub Hysterisis
		ffe		
	ACQ		✓ 1 CKBC Duty cycle	12 0 0mV v 0mV v 0mV v
		100 a ACQ Sync	40N - 18.7 -	ADCs 8- <u>b</u> it Conv. Mode
	Global ACQ	3700 🌲 ACQ Win	CKDT	10b ADC 200ns v 8b ADC 100ns v 14 0 0 0 v 0 0 mV v 0 ns v 0 mV v
	Pulser	81 🗘 TP Delay	40 MHz 👻	6b ADC Low
	External		CKBC skew	
		0 BCID Reset	0 ns 👻	Dual Clock
	ACQ On	Clear S6 FIFO at ACQ Sync	TK Pulses Period	Dual Clock ART Dual Clock Dat, Dual Clock 6-bi
	ACQ Off	Acceptance Win	learing of	FIFOS IS now optional on
22.1		Dutside ACQ win	Test Pulse	
23.1	Config file	open FEC wr FIFO	Skew	22       0mV ▼       0mV ▼       0mV ▼       0mV ▼         Threshold DAC       300       265.48 mV       23       0mV ▼       0mV ▼       0mV ▼       0mV ▼




### Acceptance window

23.

		IP address FEC		VMM	VMM 1 VMM 2		
Reset <u>W</u>	arnings	10 0 0 2		<b>√</b> 1	General Settings Advanced Settings	Channel Settings	
FEC		HDMI			Input charge polarity negative -	SD SZ010b SZ08b SZ06b	
				✓ 2	Analog (Channel) Monitor Temperature sensor	SC SL ST STH SM 0 mV ▼ SMX 0 mV ▼ 0 ns ▼ 0 mV ▼	
<b>√</b> 1		<u>1</u> <u>5</u>			Gain (sg) 3.0 mV/fC 💌		
2				Position	TAC Slop Adj (stc)	1 0 0 mV v 0 mV v 0 ns v 0 mV v 2 0 0 0 mV v 0 0 mV v 0 ns v 0 mV v	
3		<u>2</u> <u>6</u>		Axis	Peak time (st) 200 ns 🔻	3 0 0 0 mV - 0 m	
4		3 7		Y •	ReadADC ADC res.		
5				Position			
		<u>4</u> <b>√</b> 8		65535 🌲	SRAT Mode Timing At Peak 🔻		
6				66	Neighbor Trigger (sng) Disable At Peak	7 0 0mV v 0mV v 0mV v 8 0 0mV v 0mV v 0mV v 0mV v	
7				S6 CKTK			
8		Trigger_Acquisition		0 ns 👻	Analog tristates S <u>u</u> b Hysterisis		
		ffe Readout cycle len.		CKBC Duty cycle	ADC		
ACQ			✓ 1	40N - 18.7 -			
	1.450	100 🌲 ACQ Sync			ADCs 8- <u>b</u> it Conv. Mode		
Glob	al AC <u>Q</u>	3700 🗘 ACQ Win		CKDT	10b ADC 200ns 👻 8b ADC 100ns 👻	14 0 0mV - 0mV - 0mV - 0mV -	
Pul	ser	81 🗘 TP Delay		40 MHz 💌	6b ADC Low 💌	15     0mV •     0mV •     0mV •     0mV •       16     0mV •     0mV •     0mV •     0mV •	
Exte	rnal	BCID		CKBC skew	Dual Clock		
ACQ	On	Reset					
	UI	Clear S6 FIFO at ACQ Sync		TK Pulses Period	Dual Cloc <u>k</u> ART Dual Clock Dat, Dual Clock 6-bi		
ACQ	Off	Acceptance Win	Also n	ew: Acce	ptance window		
1 0 5 7		Dutside ACQ win		Test Pulse		21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Config file		open FEC wr FIFO		Skew		22 0 0 mV - 0 mV	


# UNIVERSITÄT BONN VMM Firmware Ongoing optimisation

### Acceptance window: Digital part of VMM can be disabled (tki)



# UNIVERSITÄT BONN VMM Firmware Ongoing optimisation

#### Acceptance window: Digital part of VMM can be disabled (tki) + soft reset





- Soft reset allows:
- Erase data inside VMM
- Set BCID counter to 0
- ⇒ time reset
- $\rightarrow$  free user definition of readout cycle lenght also < 4096 clk

Acceptance window + Soft reset: only data from defined window in readout cycle Possible application: data selection in pulsed machine or with respect to trigger

Further firmware imrovement: Defined «End of Run» procedure ACQ OFF pressed in DAQ = randomn possition in cycle If a hit is processed in VMM during ACQ OFF (e.g. at high rate) ⇒ Channel dead in next ACQ Defined «End of Run» procedure = safe finish of current readout cycle




New students in the group:

- Patrick Schwäbig (Master thesis since 16.09.2019): VMM hybrid firmware
- Project 1: Make second HDMI connector on hybrid usable
- Project 2: 200 MHz (DDR) readout of data from VMM to Spartan-6 FPGA

→ full software test bench in Xilinx Isim  $\Rightarrow$  simulation of VMM hybrid in firmware development tool (due to non availability of hardware)

- Finn Jaekel (Master thesis from 28.10.2019): VMM hybrid production Quality Control  $\rightarrow$  Hybrid mass testing
- Master student hat HISKP: Feasibility of VMM for COMPASS tracker upgrade
- Still looking for a PhD student to work on SRS VMM + GEM detector





Internship research project: Development of gaseous detectors and their readout electronics for neutron science → work on/training on VMM readout and SRS in general, also detectors



## Markus Gruber, M. Sc. (Physics)

Physikalisches Institut der Universität Bonn Nussallee 12, D-53115 Bonn, Germany eMail: gruber@physik.uni-bonn.de Institute page: www.pi.uni-bonn.de Group webpage: www.lhc-ilc.physik.uni-bonn.de



RISE 2020 – Offer for an internship Development of gaseous detectors and their readout electronics for neutron science

Markus is official supervisor as the program requires a PhD student



Program: DAAD RISE DAAD: German academic exchange service RISE: Research Internships in Science and Engineering https://www.daad.de/rise/en/rise-germany/find-an-internship/

Eligible:

- Undergraduate student studying at a North American, British or Irish University in biology, chemistry, computer science, physics, earth sciences or engineering What:
- 750€/month, health insurance, accident and personal liability insurance, travel costs

When/how long:

- Start between 15 May and 9 July 2020, duration between 10 weeks and 90 days Deadlines:
- Database open from 1<sup>st</sup> November, application deadline 15 December 2019 Letters of recommendation until 22 December
- Application portal:

https://www.daad.de/rise/en/rise-germany/find-an-internship/application-portal/