

# Design and characterization in Depleted CMOS technology for particle physics pixel detector

---

Siddharth Bhat

Centre de Physique des Particules de Marseille

Aix-Marseille University

ESR-02

# Outline

---

- ATLAS inner detector upgrade for the HL-LHC
- Depleted CMOS Sensor developments
  - Design and measurements of Single Event Upset (SEU) tolerant memories
  - Developments towards Serial Powering
- Conclusions



# Outline

---

- ATLAS inner detector upgrade for the HL-LHC
- Depleted CMOS Sensor developments
  - Design and measurements of Single Event Upset (SEU) tolerant memories
  - Developments towards Serial Powering
- Conclusions

# The HL-LHC upgrade


## LHC / HL-LHC Plan




Pixel detector  
 $L = 2 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$   
 $\int L dt = 500 \text{ fb}^{-1}$

ITk pixel detector  
 $L = 7.5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$   
 $\int L dt = 4000 \text{ fb}^{-1}$

# The new ITk



- Strips at outer radii, pixels near to the interaction region.
  - **Pixel detector : ( $R < 35\text{cm}$ )**
    - $12.7\text{ m}^2$ ,  $5 \times 10^9$  channels
    - **5 barrel layers**
    - **Inner 2: 3D/planar**
    - **Outer 3: planar/CMOS**
    - $50 \times 50\ \mu\text{m}^2$  or  $25 \times 100\ \mu\text{m}^2$
    - inclined modules
- minimize material and maximize resolution while keeping full coverage.



Pixel


Strip

Replaceable Inner section

	ATLAS-HL-LHC	
	Outer	Inner
Required Time Res. [ns]	25	25
Particle Rate [kHz/mm <sup>2</sup> ]	1000	10 000
Fluence [n <sub>eq</sub> /cm <sup>2</sup> ]	10 <sup>15</sup>	10 <sup>16</sup>
Ion. Dose [Mrad]	80	1000

# Sensor technologies


- **One CMOS IC technology for whole ATLAS & CMS pixel detectors:**
  - RD53 collaboration: joint ATLAS and CMS effort on common 65 nm design.
  - Requirements given by the innermost layers
- Sensor technology baseline optimized according to **radiation hardness, cost and foundries production capability.**





# Depleted Monolithic Active Pixel Sensor

Integrate the sensor and electronics on a single entity!




**Advantages:** Commercial process, **no hybridization** (reduced material budget, cost and procurement), considerable depleted regions in high-resistive substrates, fast charge **collection by drift**, **multiple wells for shielding**, etc...

## Two Approaches:

### “Large sensor electrode”


Large collecting well containing the electronics



**PROS:** Short-drift distances, Rad-hard  
**CONS:** Large sensor capacitance (compromise on timing and noise), higher analog power.

### “Small sensor electrode”


Small collecting well, separate from the electronics



**PROS:** Very small sensor capacitance  
**CONS:** Long drift distances, compromised rad-hardness.

# Depleted Monolithic Active Pixel Sensor


Integrate the sensor and electronics on a single entity!



**Advantages:** Commercial process, **no hybridization** (reduced material budget, cost and procurement), considerable depleted regions in high-resistive substrates, fast charge **collection** by drift, multiple wells for shielding, etc.

## Two main challenges for 5<sup>th</sup> layer pixel ITk:

- Rad-hard: 80 MRad &  $1.5 \times 10^{15} n_{eq}/cm^2$
- Fast R/O architecture with 25 ns timing precision



**PROS:** Short-drift distances, Rad-hard

**CONS:** Large sensor capacitance (compromise on timing and noise), higher analog power.

**PROS:** Very small sensor capacitance

**CONS:** Long drift distances, compromised rad-hardness.




# Outline

---

- ATLAS inner detector upgrade for the HL-LHC
- Depleted CMOS Sensor developments
  - Design and measurements of Single Event Upset (SEU) tolerant memories
  - Developments towards Serial Powering
- Conclusions


# Single Event Upset (SEU) mechanism

- Energetic particle strikes  $\longrightarrow$  Creates ionization path with free  $e^-$  and holes



Single Event Effect (SEE)

A particle strike  
**Bit Flip !!!**



[https://www.lanl.gov/science/NSS/issue1\\_2012/story4full.shtml](https://www.lanl.gov/science/NSS/issue1_2012/story4full.shtml)

SEUs occur in memories (SRAMS,SDRAMS) and sequential logics!

# SEU Hardening techniques

## SEU hard techniques

### Technology Level

### Cell Level

### System Level

- Silicon-on-insulator
- Highly doped substrate
- Change to wide bandgap material, eg. GaAs.


Information stored in **redundancy** **Increase the  $Q_{crit}$ .** by increasing the node capacitance.

**DICE**     Whitaker     SERT

- **Triple Redundancy Logic (TRL)**
- **Split Triple Redundancy Logic (TRL)**
- Temporal Redundancy
- Error Detection and Correction (EDAC, parity bit, Hamming coding...)
- High frequency refreshing

# SEU tolerant test chips

- **3 SEU tolerant chips in 3 different technologies** designed and allow to collect all data from latches and directly compare their behavior during irradiation tests.
- The **SEU chip is sub-divided in several columns**
  - Typically 80 cells per kind of memories
- Custom patterns are written and read through a shift register in synchronization with the beam.



## Sequence:


- Put data into SR
- Write into memory
- Wait for the beam
- Data back into SR
- Read through the SR
- Cal. # of errors

# SEU tolerant memories


## Different flavors of memories:

- Col1 : SRAM
- Col2 : Standard Cells
- Col3 : DICE Latch “Dual Interlocked Storage Cell”
- Col4 : Enhanced DICE Latch
- Col5 : Split Triple redundancy with standard cells
- Col6 : Split Triple redundancy with DICE cells
- Col7 : Triple redundancy standard cells
- Col8 : Triple redundancy DICE latch
- **Additional Functions**
  - Columns selector
  - Digital buffer output
  - DeepNwell and HV


AMS



TJ




LF






# SEU-robustness: DICE Versions




DICE schematic  
(example of a stored data = 1)


- DICE latch structure is based on the conventional cross coupled inverters:
  - The charges deposited by a ionising particle striking one node can't be propagated due to the **stability of this architecture**.
  - If 2 sensitive nodes are affected simultaneously, the immunity is lost and the DICE latch is upset.
- 4 versions have been submitted:




Version 1 (AMS)  
DICE structure  
 $W_{PMOS}/L_{PMOS}=220nm/260nm$   
 $W_{NMOS}/L_{NMOS}=220nm/260nm$   
 $D_{2N} = 3.5 \mu m$



Version 2 (TowerJazz)  
DICE structure  
 $W_{PMOS}/L_{PMOS}=220nm/500nm$   
 $W_{NMOS}/L_{NMOS}=220nm/500nm$   
 $D_{2N} = 5 \mu m$






Version 3 (LFoundry)  
DICE structure  
 $W_{PMOS}/L_{PMOS}=450nm/150nm$   
 $W_{NMOS}/L_{NMOS}=320nm/150nm$   
 $D_{2N} = 2.7 \mu m$



Version 4 (LFoundry)  
DICE structure  
 $W_{PMOS}/L_{PMOS}=450nm/150nm$   
 $W_{NMOS}/L_{NMOS}=320nm/150nm$   
 $D_{2N} = 5.5 \mu m$




# SEU-robustness: TRL Versions



TRL with standard latch


TRL with DICE latch

SPLIT TRL with standard latch



SPLIT TRL with DICE latch


- 4 TRL versions have been designed:
  - 1<sup>st</sup> version: TRL with standard latch.
  - 2<sup>nd</sup> version: TRL with DICE latch.
  - 3<sup>rd</sup> version: triplication of the standard latch and increasing the distance between a minimum distance between 2 bits (~65  $\mu\text{m}$ ).
  - 4<sup>th</sup> version: triplication of the DICE latch.



# Experimental Setup for AMS SEU test IC

## • 24 GeV protons beam line at CERN (east zone PS)


- Beam size 1 cm<sup>2</sup>
- Mean dose rate 1.1 MRad/hr
- TID: 165 MRad
- Exposure time 10 days
- 2 AMS chips were installed



**Dose does not affect the behavior of the AMS SEU chip**

## • Mother board V2

- Collaboration with LAPP
- NanoPC BeagleBone card + FPGA
- Flexible programming (VHDL)
- Digital signals
  - 40 TTL signals
  - 32 LVDS signals (DB-37 connectors)
- Analog channels
  - 4 SAR ADC (16 bits)
  - 10 DAC (16 bits)
- Lab tests + irradiation tests





## • Test sequence:

# Test results for AMS chip

$$\sigma \text{ (cm}^2\text{)} = \frac{N_{\text{errors}}}{\Phi * N_{\text{latches}}}$$

- We stored enough data to extract an acceptable statistic for SEU.
- 80 cells per type of latch and we reached a spill number > 10000.
- Cross section of the standard latch ~ **138.6 E-15 cm<sup>2</sup>**
- Cross section of DICE latch ~ **9.3 E-15 cm<sup>2</sup>**
- SPLIT TRL W/ standard latch shows very good performance with the cross section ~ **7.3 E-17 cm<sup>2</sup>**
- TRL W/ DICE latch shows very good performance as well with the cross section ~ **9.2E-18 cm<sup>2</sup>**



**DICE is ×15 more robust than the Standard Latch!**



**TRL w/ DICE Latch is ×15000 more robust than the Standard Latch!**

# Outline

---

- ATLAS inner detector upgrade for the HL-LHC
- Depleted CMOS Sensor developments
  - Design and measurements of Single Event Upset (SEU) tolerant memories
  - Developments towards Serial Powering
- Conclusions


# Why choosing Serial Powering?



Improved design of services!


Traditional: Parallel Powering

**Big power loss in cables!!!**



In ITk: Serial Powering

**Small power loss in cables!!!**








# Why choosing Serial Powering?




Large number of cables !!!



Need for Serial Powering for HL-LHC silicon systems considered self evident. Parallel Powering no longer used after the Phase II tracker upgrade.



Serial Powering  
Small power loss in cables!!!







# Shunt-LDO: to power electronics



A. Habib, CPPM

## Main idea



1 Shunt-LDO block delivers an output current of 10 mA


S. Bhat, CPPM



Submitted in Aug. 2018!

# Sensor bias: TowerJazz

- Novel modified process developed in collaboration with the foundry.
- Adding a planar **n-type layer** significantly improves depletion under deep pwell.
- Pixel dimensions:
  - 36 x 36  $\mu\text{m}^2$  pixel size
  - 3  $\mu\text{m}$  diameter electrodes
  - Measured capacitance < 5fF




W. Snoeys et al., NIM A871 (2017) 90 – 96.

## In order to polarize the sensor in same way

- $(V_{SS_N} - V_{bias_N})$  must be constant in all modules.
- Since  $V_{SS_N}$  is shifted every module we cannot use the same bias for all modules.


## Requirements for Sensor

- **HV to pwell = - 6 V**
- **HV to substrate = - 20 V**




# Charge Pump: to power sensor


- Cross-coupled architecture of charge pump.
- Two parallel, complementary cross-coupled parts operate in opposite phases.
- The charge pump has several stages.
- The operating frequency is **640 MHz**, should deliver **500  $\mu$ A**.



## Generating higher voltages



## Start-up switch




Implemented in each stage

$$V_{out} = -N * V_{dd} + N \frac{I_L}{f * C_p}$$

# of stages

Pumping frequency



Received in Feb. 2019!



# Measurements

CLK : 640 MHz




Transient response



Regulated charge pump

$V_{out}$  vs  $I_{Load}$

$V_{out}$  vs  $V_{REF}$



TJ MALTA after radiation @ low temp

TJ MALTA after radiation @ room temp

# Outline

---

- ATLAS inner detector upgrade for the HL-LHC
- Depleted CMOS Sensor developments
  - Design and measurements of Single Event Upset (SEU) tolerant memories
  - Developments towards Serial Powering
- Conclusions



# Conclusions

---


- **New generation silicon pixel detectors will be an essential part of ATLAS future tracker upgrades where they will be used for tracking and vertexing.**
- **SEU - Radiation Hard Cells:**
  - Designed Single Event Upset tolerant test chips in **AMS/TJ/LF technologies** in order to study the different architectures for various technologies.
  - Keeping the area almost same as standard latch, **DICE is  $\sim 15\times$  immune to SEU.**
  - **TRL have big area penalty (typ:  $\sim 20\times$ ) but are  $\sim 15000\times$  more immune to SEU.**
- **Serial Powering is necessary for ATLAS ITk detector:**
  - **Shunt-LDO Regulator for Electronics:**
    - The block is able to generate constant voltage of **1.8 V up to 1.4 A of input current for Serially Powering** CMOS modules in ATLAS ITk.
  - **Charge Pump for Sensor Bias:**
    - From the measurements → 2 versions of the charge pump circuit **show good and stable response** and could be used to bias the CMOS sensor.




**Thank you!**

# Backup


# Critical charge simulations





# Critical charge simulations






# Critical charge simulations



A particle strike  
**Bit Flip !!!**







# Critical charge simulations



8.5  $\mu\text{m}$


4  $\mu\text{m}$








1 bit- dual port SRAM cell in 0.15  $\mu\text{m}$  CMOS.



# Critical charge simulations



A particle strike  
**Bit Flip !!!**



Capacitor: 700 fF

4  $\mu$ m



1 bit- dual port SRAM cell in  
0.15  $\mu$ m CMOS.

**AMS**

## Area of SEU memories

**TJ**

Column # (Design)	Area ( $\mu\text{m}^2$ )	Distance b/w 2 sensitive nodes ( $D_2N$ - $\mu\text{m}$ )
1. TRL W/ DICE latch	400	14
2. TRL W/ standard latch	330	7
3. SPLIT TRL W/ standard latch	450	50
4. SPLIT TRL W/ standard latch	450	50
5. Standard latch	24	-
6. DICE latch	32	3.5

Column # (Design)	Area ( $\mu\text{m}^2$ )	Distance b/w 2 sensitive nodes ( $D_2N$ - $\mu\text{m}$ )
1. TRL W/ DICE latch	360	15
2. TRL W/ standard latch	300	8.2
3. SPLIT TRL W/ standard latch	350	65
4. SPLIT TRL W/ DICE latch	370	65
5. Standard latch	27	-
6. DICE latch	47	5.5


Column # (Design)	Area ( $\mu\text{m}^2$ )	Distance b/w 2 sensitive nodes ( $D_2N$ - $\mu\text{m}$ )
1. TRL W/ DICE latch	400	11
2. TRL W/ standard latch	400	9
3. SPLIT TRL W/ standard latch	350	65
4. SPLIT TRL W/ DICE latch	370	65
5. Standard latch	27	-
6. DICE latch	32	2.5
7. Enhanced DICE	44	5.5
8. SRAM	40	

**LF**

# Hybrid detectors

- Hybrid pixels are used as tracking devices in the **innermost layers** of LHC experiments.
- Sensor and ASIC are **independent** units.

Availability of smaller CMOS technology nodes!




**FE-I3**



**FE-I4**





**RD53A**





	<b>FE-I3</b> LHC Run 1	<b>FE-I4</b> LHC Run 2-3	<b>FE-65</b> LHC Run 4-5
<b>Tech node</b>	<b>250 nm</b>	<b>130 nm</b>	<b>65 nm</b>
Chip size [mm <sup>2</sup> ]	7.4 × 11	18.8 × 20.2	~20 × 20
# transistors	3.5 M	87 M	1G
<b>Hit rate [Hz/cm<sup>2</sup>]</b>	<b>100 M</b>	<b>400 M</b>	<b>3 G</b>
Pixel size [μm]	400 x 50	250 x 50	50 x 50
<b>TID [Rad]</b>	<b>100 M</b>	<b>250 M</b>	<b>~0.5-1 G</b>

# ATLASpPix2 and Test Board




Signal	Direction	Function	Notes
LD	IN	Load	Data loading
CK	IN	Clock	
RDBCK	IN	ReadBack	Latches data loading in SR
CLR	IN	Clear	Reset





# Errors with pattern all “0” for Chip #2

- # errors VS the cell # is shown.
- Col#5 and col# 2 shows similar behaviour.
- # acquisitions : 2500
- # spills : 2500
- Col #1,#3, #4 **are very robust.**
- % spills W/ errors VS cell # is shown.



# Errors with pattern all "1" for Chip #2

- # errors VS the cell # is shown.
- Col#5 and col# 2 shows simil behaviour.
- # acquisitions : 3000
- # spills : 3000
- Col #1,#3, #4 **are very robust.**






# Error mapping for all "0" and all "1" for chip#2


## All "0" pattern

- # errors VS the cell # is shown.
- Col #5 and col # 2 shows similar behaviour.
- # acquisitions > 3000.
- # spills ~ 3000
- Error variation between DICE and standard latch can be seen.




## All "1" pattern

- Col #1, #3, #4 **are very robust.**





# Latch(s) description

- Standard cell "LHX1\_HV" from the CORELIB\_HV Lib
- Active area  $\phi = 20 \cdot 10^{-12} \text{ m}^2$



- DICE "Dual Interlocked Storage Cell" cell
- DICE latch structure is based on the conventional cross coupled inverters: Active area
  - The charges deposited by a ionising particle strike one node can't be propagated due to the stability of this architecture.
  - If 2 sensitive nodes (corresponding to the OFF transistors drain area) are affected simultaneously, the immunity is lost and the DICE latch is upset




We expect to gain by 5 the BER robustness (Standard cell "LHX1\_HV" is the reference)



# Errors with pattern all "0" for Chip #1


- # errors VS the cell # is shown.
- Col#5 and col# 2 shows similar behaviour.
- # acquisitions : 2500
- # spills : 2500
- Col #1,#3, #4 **are very robust.**



- % spills W/ errors VS cell # is shown.

# Errors with pattern all "1" for Chip #1


- # errors VS the cell # is shown.
- Col#5 and col# 2 shows similar behaviour.
- # acquisitions : 3000
- # spills : 3000
- Col #1,#3, #4 **are very robust.**



# Error mapping for all "0" and all "1"


- # errors VS the cell # is shown.
- Col #5 and col # 2 shows similar behaviour.
- # acquisitions > 3000.
- # spills ~ 3000
- Error variation between DICE and standard latch can be seen.

## All "0" pattern




- Col #1, #3, #4 **are very robust.**

## All "1" pattern



# Errors with pattern all "0" for Chip #1


- # errors VS the cell # is shown.
- Col#5 and col# 2 shows similar behaviour.
- # acquisitions : 2500
- # spills : 2500
- Col #1,#3, #4 **are very robust.**



- % spills W/ errors VS cell # is shown.

# Errors with pattern all "1" for Chip #1


- # errors VS the cell # is shown.
- Col#5 and col# 2 shows similar behaviour.
- # acquisitions : 3000
- # spills : 3000
- Col #1,#3, #4 are very robust.



# Error mapping for all "0" and all "1"


- # errors VS the cell # is shown.
- Col #5 and col # 2 shows similar behaviour.
- # acquisitions > 3000.
- # spills ~ 3000
- Error variation between DICE and standard latch can be seen.

## All "0" pattern



- Col #1, #3, #4 **are very robust.**



## All "1" pattern



# Depleted Monolithic Active Pixel Sensors (DMAPS)

## Monolithic sensors with electronics all in one!

2 lines of development followed : (a) large electrode design / (b) small electrode design



- matured over several years
  - radiation hardness (TID & NIEL) proven
  - rate capability for L4 (and even L3/L2) shown
  - timing close to specs
- (→ LF / AMS)

- very promising wrt. timing and power
  - Vendor already established at CERN
  - rate capability for L4 (and even L3/L2) shown
  - fast timing due to small C
  - radiation hardness -> Sept. 2018
- (→ TJ)