


904 Integration Operations

Mykhailo Dalchenko

Commissioning and Operations @XXIV GEM Workshop

October 1, 2019



- GE1/1
 - SW Development
 - GEM-CSC Integration
- GE2/1
 - Electronics Integration
 - Noise Studies
 - Efficiency Studies
- MEO
 - First Prototypes Integration

- Available Hardware
 - 1 chamber above CSC ME1/1
- Available Electronics
 - The chamber is partially equipped with VFATs (roughly half of slots populates)
 - Separate uTCA backend with the CTP7 dedicated only to GE1/1 developments and tests
- Available Services
 - Gas (pre-mixture bottle, shared with GE2/1)
 - HV
- Software
 - RCMS installed and fully functional, few different configs provided to fulfill the needs
 - 1 fully configured dev PC is reserved for the GE1/1 software development and tests

- GEM-CSC Trigger Integration
 - OTMB FW provided by Tao Huang
 - Successful communication established
 - Synchronization achieved
 - Resync and BCO markers added to the GEM trigger stream (A. Peck)
 - Cluster unpacking achieved
 - Rolling S-bit partition scan provided
 - GEM-specific counters implemented in OTMB software
 - Cluster rates per VFAT
 - Synchronization errors
 - Etc
 - GEM hot channel masking implemented in OTMB firmware similarly to internal GEM functionality

■ GEM-CSC Trigger Integration

TMB Info

```
TMB Firmware version (month/day/year - compile type) : (09/05/2019 - c)----> BAD <---- should be (8/28/2019 - c)
Firmware Type           : c
Firmware Version Code   : e
Geographic Address      : 06
Firmware Revision Code  : 0006
Power Comparator        : 1f
Time since Hard-Reset   : 00:01:11
```

On-board temperatures and voltages (in decimal) :

```
TMB (FPGA)      = 43 deg C
TMB (PCB)       = 22 deg C
RAT (Heat sink) = 21 deg C
RAT (PCB)       = 20 deg C
```

Power line	Voltage (V)	Current (A)
TMB 5.0 V	4.93	1.63
TMB 3.3 V	3.29	
MEZ 3.3 V	3.27	2.36
TMB 1.5 V Core	1.498	2.39
TMB 1.5 V TT	1.50	
TMB 1.0 V TT	1.00	
RAT 1.8 V	1.81	0.04

Total 3.3V Supply current = 4.76A

Andrew etc

Optical input status




```
->CFEB GTX optical input control and monitoring:
Input enable [DCFEB# 1-7]: [ 1 1 1 1 1 1 1 ]
Input reset [DCFEB# 1-7]: [ 0 0 0 0 0 0 0 ]
PRBS test enable [DCFEB# 1-7]: [ 0 0 0 0 0 0 0 ]
Input ready [DCFEB# 1-7]: [ 1 1 1 1 1 1 1 ]
Link good [DCFEB# 1-7]: [ 1 1 1 1 1 1 1 ]
Link had errors [DCFEB# 1-7]: [ 0 0 0 0 0 0 0 ]
Link unstable [DCFEB# 1-7]: [ 0 0 0 0 0 0 0 ]
Link error count [DCFEB# 1-7]: [ 0 0 0 0 0 0 0 ]

->GEM GTX optical input control and monitoring:
Input enable [GEMs 0-3]: [ 1 1 1 1 ]
Input reset [GEMs 0-3]: [ 0 0 0 0 ]
PRBS test enable [GEMs 0-3]: [ 0 0 0 0 ]
Input ready [GEMs 0-3]: [ 1 1 1 1 ]
Link good [GEMs 0-3]: [ 1 1 0 0 ]
Link had errors [GEMs 0-3]: [ 0 0 1 1 ]
Link unstable [GEMs 0-3]: [ 0 0 0 0 ]
Link error count [GEMs 0-3]: [ 0 0 0 0 ]
```

GEM fiber status using only two trigger fibers from GE1/1 test stand


- GE2/1 M1-M5 prototype modules with all mezzanine components except the PlugIn cards are produced and integrated
 - Small modification required from the OptoHybrid and GEB design
 - M6-M8 modules are under review and almost ready to be submitted for a pre-production batch
- VFAT3 packaging pinout is confirmed
 - PlugIn card design should be finished this or next week
- Still need to decide on copper/no-copper ROB
 - Noise studies shows preference towards no-copper ROB

- Ultimate grounding configuration is identified
 - Requires the use of all pads
 - Not very convenient for production
 - Optimization studies are ongoing



- HV/Gas integration, efficiency studies
 - October 2019
- Electronics
 - Converge on GND scheme and VFAT input protection
 - Special camp is scheduled on 18-22 Nov. 2019
 - Complete GEB boards M6-M8
 - Timeline: by the end of 2019
 - Minor adjustments and optimization of OptoHybrid and select GEB boards to correct small mechanical issues
 - Validate packaged VFAT3 chips
 - Integrate and test, including proof of principle with ATCA backend
 - ATCA backend ordered, estimated delivery: Nov. 2019
- Cooling
 - Test scheduled on 4-8 Nov. 2019


- Electronics Design
 - FPGA-less on-chamber electronics design is ready
 - Prototypes produced
 - ASIAGO (ME0 OptoHybrid board)
 - PIZZA (Special board to place ASIAGO over GE2/1 GEB)
 - Adapter for FireFly transceivers until Vlplus aren't available
 - Integration started using GE2/1 detector
 - **Communication between LpGBT and VFAT chips is established!**



Summary

- GE2/1 and ME0 RnD and prototyping progressing very fast
- GE2/1 prototype is fully integrated and efficiency studies are ongoing
- ME0 electronics prototypes are delivered to CERN
 - Successful communication between LpGBT and VFAT chips is observed

Backup





Electronics R&D Schedule



■ The “waterfall” plot for the updated R&D schedule

