


Cost, Schedule and Risks


Alexei N. Safonov, CMS Muon GEM Upgrade Coordinator GE2/1 TCR Review August 30, 2019



Alexei N. Safonov

CMS GE2/1 TCR

CMS Muon Upgrade Scope



Alexei N. Safonov


CMS GE2/1 TCR




Science Requirements




- Impact on a broad range of physics: Higgs, EW measurements and new physics searches, e.g. searches for long-lived particles decaying to muons
- Principles similar to GE1/1:
 - Works with the CSC
 - Boost segment-finding efficiency
 - Disentangle combinatorial "ghosts" in CSCs (short strips in GEMs)
 - Muon direction within a station
- Trigger performance sets key design requirements:
 - Position and timing resolution
- Additional requirements set by "environmental" factors:
 - Operational capabilities provided high incident hit rate, radiation environment, longevity, compact design due to limited spaces, cost optimization etc.





Key Performance Parameters

- GE21 Detector System
 - 72 chambers arranged in 2 layers installed
 - 4 triple GEM modules per chamber
 - Mechanical structures, including chimneys and support elements
 - On-chamber elements providing connectivity (mechanical, electrical, services)
 - On-chamber cooling circuits
- On-chamber and off-chamber electronics complete with firmware & software
- Power system
- Infrastructure and Services
 - Services and power
 - Optical fiber plant



Alexei N. Safonov

CMS GE2/1 TCR

GE2/1 Milestones from TDR


• Up to the start of the construction project

	<i>J</i> 1	· 10		
	ID	Milestone title	Date	
_	GE21.RD.DET.1 GE21.RD.FE.1 GE21.RD.BE.1	GE2/1 R&D: Key detector system design pa- rameters are defined based on performance	21.Mar.17	Achieved
Design	GE21.RD.FE.2	requirements GE2/1 R&D: On-chamber electronics pre- liminary design completed and interfaces defined	19.Jun.17	Achieved
	GE21.RD.BE.2	GE2/1 R&D: Off-chamber electronics pre- liminary design completed and interfaces defined	12.Mar.18	Achieved
	GE21.RD.DET.2	GE2/1 R&D: A full size chamber prototype with partially instrumented readout built, tested and performance validated	1.May.18	Achieved
	GE21.RD.DET.3	GE2/1 R&D: Detector design parameters optimization completed, final chamber de- sign is selected for the demonstrator	8.May.18	Achieved
	GE21.RD.FE.3	GE2/1 R&D: On-chamber electronics proto- types engineering design complete	1.Jun.18	Achieved 28.Sep.18
Prototy ping	GE21.RD.FE.4	GE2/1 R&D: On-chamber electronics proto- type electronics manufacturing and testing is complete	9.Oct.18	Achieved 19.Feb.19
Proto	GE21.RD.DET.4	GE2/1 R&D: Performance of the demonstra- tor chamber with prototype electronics is validated	12.Mar.19	Achieved 17. May. 19
	GE21.RD.FE.5 GE21.RD.BE.3	GE2/1 R&D: On-chamber and off-chamber prototype electronics integration and perfor- mance studies completed	12.Dec.19	Expect in May.20
		GE2/1 PRR for the On-Detector Services GE2/1 PRR for the Foil Production GE2/1 Detector EDR GE2/1 ESR	3.Aug.2018 13.Nov.2018 12.Mar.2019 12.Dec.2019	Achieved (Jul.18) Achieved 22.May 19 Achieved 22.May.19 Expect in May.20



• Up to the start of the construction project

	J 1	. 10									
	ID	Milestone title	Date								
	GE21.RD.DET.1 GE21.RD.FE.1 GE21.RD.BE.1	GE2/1 R&D: Key detector system design pa- rameters are defined based on performance	21.Mar.17	Achieved							
Design	GE21.RD.FE.2	requirements GE2/1 R&D: On-chamber electronics pre- liminary design completed and interfaces defined	19.Jun.17	Achieved							
	GE21.RD.BE.2	GE2/1 R&D: Off-chamber electronics pre- liminary design completed and interfaces defined	12.Mar.18	Achieved							
	CE21 PD DET 2	CE2/1 D&D. A full size chamber protoking	1 Mars 10	d							
	Project high level sta	.u									
			be								
	 Services: well in the 	ne construction phase	eu eu								
	• Chambers: early c	onstruction phase (han	nnered hv	d 29 Cap 19							
			ipered by	ed 28.Sep.18							
	funding related delays)										
ping	• Electronics: last st	ed 19.Feb.19									
Prototyping	GE21.RD.DET.4	is complete GE2/1 R&D: Performance of the demonstra- tor chamber with prototype electronics is validated	12.Mar.19	Achieved 17.May.19							
	GE21.RD.FE.5 GE21.RD.BE.3	GE2/1 R&D: On-chamber and off-chamber prototype electronics integration and perfor- mance studies completed	12.Dec.19	Expect in May.20							
		GE2/1 PRR for the On-Detector Services GE2/1 PRR for the Foil Production GE2/1 Detector EDR GE2/1 ESR	3.Aug.2018 13.Nov.2018 12.Mar.2019 12.Dec.2019	Achieved (Jul.18) Achieved 22.May 19 Achieved 22.May.19 Expect in May.20							



Alexei N. Safonov

CMS GE2/1 TCR

GE2/1 Construction Schedule Overview

EDR, ESR, PRR kick-start the project, subject to various constraints

 R&D program completion, availability of the facilities for module/chamber assembly, funding availability, resource leveling among three GEM projects (GE1/1, GE2/1, ME0)

Critical path for the GE2/1 project:

- Chamber assembly has to finish in time for installation
- Assembly is preceded by GEM module and on-chamber electronics production
- Shortest float is 5 months for "+" Endcap
 - Actual floats somewhat larger due to staggering of batches





Schedule Updates

- Update to the CMS official need-by-date for the full GE2/1 system to be ready for installation:
 - Ready for installation: August 2023
 - Readiness in the baseline schedule should be at least 6-12 months earlier to provide adequate float for delays as a number of risks will realize
- Significant change compared to the original needby dates set in the TDR:
 - Ready for installation Endcap-1: Feb. 2022
 - Ready for installation Endcap-2: Jan. 2023
- Additional (welcome) cushion to offset expected schedule delays, not a reason to slower down
 - We have seen significant risks that have already realized related to funding availability delays, e.g. in India

New (Draft) Baseline Schedule

 Chamber assembly completed well ahead of either the installation in YEST22-23 (9 months float) or the need-by-date of Aug.'23

# WBS Code Title		Expected Start	2015 2016	2017	2018	2019	2020	2021	2022	2023	2024	2025
* VIDS Code Title		Expected Start	Q3 Q4 Q1 Q2 Q3 Q4									
210 2.5.2.10	▼ GE2/1 Milestones	Dec 20, 2016	GE2/1 Milestones 👽									\rightarrow
212 2.5.2.10.20	GE2/1 R&D T5: Key Detector System Design Parameters Are Defined Based on Performance Requirements	Mar 21, 2017	GE2/1 R&D T5: Key Detec.	🔶								
215 2.5.2.10.40	GE2/1 R&D T5: On-Chamber electronics preliminary principal design completed and interfaces defined	Jun 19, 2017	GE2/1 R&D T5: On-Cha									
216 2.5.2.10.60	GE2/1 R&D T5: Preliminary Principal Design of the DAQ/Electronics System Complete	Jun 19, 2017	GE2/1 R&D T5: Preliminary I	P 4								
218 2.5.2.10.70	GE2/1 R&D E5: Muon TDR Submitted to LHCC	Sep 12, 2017	GE2/1 R&D E5: Muon 1	TDR S 🗣 🔷								
220 2.5.2.10.85	GE2/1 R&D T5: Off-Chamber Electronics Preliminary Design Completed and Interfaces Defined	Mar 12, 2018	GE2/1 R	&D T5: Off-Chamb	•							
221 2.5.2.10.90	GE2/1 R&D T5: Full Size Chamber Prototype with Partially Instrumented Readout Tested and Performance Validated	Apr 24, 2018	GE2/1 F	R&D T5: Full Size Cha	🔶							
222 2.5.2.10.95	GE2/1 R&D T5: A Full Size Chamber Prototype with Partially Instrumented Readout Built, Tested and Performance Validated	May 1, 2018		&D T5: A Full Size	•							
224 2.5.2.10.106	GE2/1 R&D T5: Chamber Design Opimization Studies Completed, Chamber Design Finalized	May 8, 2018		R&D T5: Chamber	•							
226 2.5.2.10.120	GE2/1 E5: PRR for On-Detector Services for Installation in LS-2	July 18, 2018	GE	2/1 E5: PRR for On-	•							
227 2.5.2.10.115	GE2/1 R&D T5: On-chamber electronics prototypes engineering design complete	Sep 28, 2018		GE2/1 R&D T5: On	•							
233 2.5.2.10.130	GE2/1 R&D T5: On-Chamber Prototype Electronics Manufacturing and Testing is Complete	Feb 19, 2019			D T5: On-Chamb							
235 2.5.2.10.155	GE2/1 R&D T5: Start Assembly of the GE2/1 Demonstrator with Prototype On-Chamber Electronics	Feb 20, 2019			D T5: Start Assem	•						
236 2.5.2.10.160	GE2/1 R&D T5: Performance of the Demonstrator chamber with Prototype Electronics is Validated	May 17, 2019			R&D T5: Performa	•						
237 2.5.2.10.185	GE2/1 T5: On-Disk Services Installation at P5 is Complete	May 20, 2019			1 T5: On-Disk Serv	~ ~		All (3E21 (chamb	oers 📃	
238 2.5.2.10.140	GE2/1 T5: PRR for Foil Production	May 22, 2019			5: PRR for Foil Pro				- In a -		al.	
240 2.5.2.10.170	GE2/1 E5: EDR (CMS TC - External Constraint)	May 22, 2019		GE2/1	E5: EDR (CMS TC	🗣 🔷		tes	ted a	nd rea	ay	
243 2.5.2.10.190	GE2/1 R&D T5: On- and Off-Chamber Readout Prototype Electronics Integration and Performance Studies Completed	Dec 12, 2019				5: On- and Off 🔶		fo	r insta	allatio	n:	
244 2.5.2.10.200	GE2/1 E5: ESR (CMS TC - External Constraint)	April 3, 2020			GE2/1 E	5: ESR (CMS TC	└ •◇					
254 2.5.2.10.413	GE2/1 T5: On-Chamber electronics components ready for Disk-1 Chamber Assembly	Feb 12, 2021					On-Chamber elec	<h><hr/><h><hr/><h><hr/><h><hr/><h><hr/><h><hr/><h><hr/><h><hr/><h><hr/><h><hr/><hr< td=""><td>vpr. 22</td><td>2, 2022</td><td>2</td><td></td></hr<></h></h></h></h></h></h></h></h></h></h>	vpr. 22	2, 2022	2	
257 2.5.2.10.220	GE2/1 T5: Disk 1 Chamber Assembly Starts (FIXED EARLIEST START 03-MAR-21/RESOURCE LEVELING)	Apr 23, 2021					5: Disk 1 Chamber A		·	·		
258 2.5.2.10.412	GE2/1 T5: On-Chamber electronics components ready for Disk-2 Chamber Assembly	Mar 2, 2021					n-Chamber elec			1		
261 2.5.2.10.210	GE2/1 T5: On-Chamber Electronics Manufacturing and Testing is Completed	Mar 3, 2021				GE2/1 T5: Or	n-Chamber Ele	•				
262 2.5.2.10.270	GE2/1 T5: Module Manufacturing and Testing is Complete	Dec 17, 2021					GE2/1 T5: Mod	Υ				
265 2.5.2.10.280	GE2/1 E5: xTCA Electronics Available for Ordering (External Constraint)	Mar 7, 2022						xTCA Electronics				
267 2.5.2.10.415	GE2/1 T5: Disk 2 Chamber Assembly Starts	Oct 11, 2021					GE2/1 T5: Disk 2 C	· ·				
270 2.5.2.10.260	GE2/1 T5: Chambers for Disk-1 are Assembled, Tested, and Ready for Installation	Nov 5, 2021						bers for Di 🔷				
271 2.5.2.10.275	GE2/1 E5: Installation date agreed upon with TC Endcap 1 (External Constraint)	Feb 14, 2022						Installation date				
272 2.5.2.10.285	GE2/1 T5: Chambers for Disk-1 Installed and Tested	Mar 9, 2022						Chambers for Disk 🔷	~			
277 2.5.2.10.300	GE2/1 T5: Chambers for Disk-2 are Assembled, tested, and Ready for Installation	Apr 22, 2022					GE2/1	15: Chambers for Di				
278 2.5.2.10.350	GE2/1 E5: Installation date agreed upon with TC Endcap 2 (External Constraint)	Jan 19, 2023						GE2/1 E5: Installa	~	>		
279 2.5.2.10.360	GE2/1 T5: Chambers for Disk-2 Installed and Tested	Feb 13, 2023						GE2/1 T5: Chamber				
280 2.5.2.10.380	GE2/1 T5: Off-Chamber Electronics Manufacturing and Testing Completed and Ready for Installation							GE2/1 T	5: Off-Chamber	~		
281 2.5.2.10.390	GE2/1 E5: Local Detector Commissionning Starts (External Constraint)	Mar 15, 2024								ocal Detector	•	
282 2.5.2.10.395	GE2/1 T5: Off-Chamber Electronics Integration Complete	July 3, 2024							GE2/	1 T5: Off-Chambe	r Ele 🔶	
283 2.5.2.10.400	GE2/1 T5: Construction Project Complete. Ready for Global System Commissionning.	July 3, 2024							GE2/1	T5: Construction	Pr +	
284 2.5.2.10.405	GE2/1 E5: Global System Commissionning Starts (External Constraint)	Jan 13, 2025								GE2/1 E5: Glo	bal System C 🔶	\diamond

Alexei N. Safonov

CMS GE2/1 TCR




Assumptions:

- Implement "faster" GEM module production based on a larger number of sites
 - Credible based on GE11 experience, validated and presented at the GE21 EDR in May 2019
 - Major impact on schedule dynamics: in previous versions, completion of the second endcap chamber assembly at CERN was dependent on too slow arrival of GEM modules
- Implement an adjustable external delay with the arrival of Indian funding for the corresponding risk
 - Assume the start date of procurement of readout boards and other module components in Indian scope: Jan. 10, 2020
- Electronics R&D completion and approval for construction:
 - ESR on Apr. 3, 2020; procurement of Versatile Link ASICs (GBTX, VTT/RX) procurement starts on Apr. 4, 2020



Design Evolution




Alexei N. Safonov

CMS GE2/1 TCR

R&D and Design Evolution

- An intense technical R&D program focusing on completing two main goals prior to the EDR:
 - Thorough validation of the detector design
 - Follow the experience and pay close attention to the lessons of the GE1/1 development and slice test
 - Build validation program around verification of formal requirements, focus on identifying potential issues/concerns and developing solutions early
 - Several non-negligible design improvements since TDR (change control)
 - Validate and freeze interfaces
 - Multi-faceted effort including validation of external mechanical interfaces, interfaces with services, internal interfaces, interfaces with the DAQ electronics
 - Working our electronics interfaces has been a particularly high priority focus due to inherit complexities
 - Closely integrated with the risk management program






CERN, Aug. 30, 2019 p. 13

Alexei N. Safonov

CMS GE2/1 TCR

GE2/1 Design Evolution




Alexei N. Safonov


CMS GE2/1 TCR



Change-GE21-001-A: Strip Layout

- Measurements in the Spring of 2018 have shown higher than desired S/N
 - GE21 strips are substantially longer than GE11
 - Has been a tracked risk for a while
- Design modifications to the Readout Board:
 - Split strips and change pairing for Level-1 trigger to reduce capacitance thus lowering noise
 - Preserves Level-1 trigger granularity (trigger strips are pairs of strips)
- Actual measurements of S/N with the new layout are in progress
 - A special ROB-OB GE11-size board manufactured and is being tested
 - ROB-1A prototypes using new schema sent for production in July, will be arriving soon
 - ROB-2 (final boards for EDR) to be launched shortly following testing of ROB-1A and ROB-0B
- Cost: no impact
- Schedule: has been fit into prototyping stages of the existing schedule









Change-GE21-001-B: 2->4 OHs

- Motivation:
 - Avoid potential mechanical stress issues (learnt from recent GE11 experience)
 - Grounding/noise concerns to avoid introducing ground loops
 - Reduce schedule risks (less dependences, e.g. don't need to have two modules to test optohybrids)
 - Reduce impact of losing one OH (twice smaller area affected)
- Design modifications:
 - Switch from using one OH per 2 adjacent modules to one OH per module
 - Can use inexpensive FPGAs as each OH handles less VFAT3 FE ASICs (12 instead of 24)
 - Consolidate trigger and data fiber paths, trigger will now use rad hard links
- Current developments full design cycle complete:
 - New OHs: just arrived from the vendor, testing started
 - ROBs: all 4 types in manufacturing
 - GEBs: smallest module (highest density and complexity) in manufacturing, others will follow shortly
- Cost Impact: reduction by CHF 12k
- Schedule impact:
 - Direct: 4 months delay (electronics design completion milestone slipped from June 1 to the end of September)
 - Ultimate: mitigation to recover by EDR (March 12, 2019)









Change-GE21-001-C: Plug-In Cards

- VFAT3 ASIC chips will be placed on special plug-in cards that connect to GEBs instead of direct soldering
 - Not critical for GE21 as geometrical constraints are not a limiting factor
- Motivation:
 - Schedule risks mitigation: allows parallel development of electronics and FE chip package as new electronics designs can be tested with existing GE11 hybrids, more time to allow full testing of the electronics until the arrival of packaged VFAT3 chips, less dependence on delays with packaged chips arrival, shorten schedule by removing R&D on soldering many chips on a thin large GEB board and vendor qualification
 - Reduce technical risks associated with potentially low yield for GEBs with many soldered ASICs, simplifies long term maintenance (easy to remove and replace)
 - Addresses export control issues (allows separating steps involving export controlled elements in manufacturing)






- Design modifications:
 - New small PCBs holding VFAT3s, plug into the GEB boards and connect to the ROB via a flexPCB
- Current developments:
 - Awaiting arrival of Gen-1 electronics prototypes (plug-in cards are not used in Gen-1 prototypes, instead we use GE11 hybrids), will launch production of flexPCBs and plugInCards with Gen-2 prototypes
- Cost Impact: increase by CHF 102k
- Schedule impact:
 - Direct: 4 month delay to complete the design, which shifted the corresponding milestone from June 1 to the end of September (in reality, opportunistic in the shadow of the 2->4 OH changes)

Alexei N. Safonov

CMS GE2/1 TCR



- Motivation:
 - Matching changes for Change-GE21-001-B to allow independent powering of Ohs
 - Technical risks mitigation reducing potential for elevated noise due to ground loops by disconnecting GEBs in different modules
- Design modifications:
 - Change layout to add an extra mainframe, switch to a different type of LV power supply boards (less power, more channels), updated cable layout
- Current developments:
 - All required new components identified, changes are straightforward
 - On-disk elements design reviewed in CMS PRR over the summer
- Cost Impact: reduction by CHF 6.8k
- Schedule impact:
 - No impact




Lessons learned from GE1/1

- Substantial design modifications relative to the conceptual (TDR) design
 - A number of them driven by the GE1/1 experiences
- In GE1/1, VFAT3 die bonded on hybrid:



GE1/1 hybrid:

- VFAT3 dies assembled on a small (~4.5 x 4.5 cm² rigid PCB)
- PCB difficult to manufacture and to bond, because of the small bond pitch (60 um)



Rigid+Flex PCB (PlugIn card): The flex part absorbs residual misalignment

In GE2/1, a packaged VFAT3 on a

- of GEB vs ROB • Rigid part is also
 - Rigid part is also hosting VFAT3 input protection circuit



GE1/1:

- Optohybrid connected to two independent GEB half-boards
- Increased potential for mechanical stress
 - Evolved powering schema and grounding



GE2/1:

- Each module has its own OH
- No potential for mechanical stresses from misalignments
- Independent powering, separate grounds
- Small lower power FPGA (Artix-7)


Alexei N. Safonov


CMS GE2/1 TCR



Change GE21-002

- Rationale: a mechanical conflict discovered of the GE21 chamber in the TDR design with the elements of the RPC system
 - Triggered expedited re-design of modules M4 and M8 mechanics and building new prototypes
- A second key change:
 - Enhanced segmentation of GEM foils to reduce the energy released in discharges
 - Further increases safety margin in addition to other system modifications to increase resistance to effects of discharges
- Cost impact insignificant









Change GE21-003

- Rationale: further delays of the LpGBT chip development
 - Triggered re-design of the final system to use existing Versatile Link (VL) chipset instead of VL+
 - No impact on physics performance, just more links to compensate slower link speed
 - Links optimization (trigger links on rad hard path now)
 - Increased backend system size without changes to architecture of baseline processor board
- Core cost increase around 200k CHF
 - Additional backend boards and optical fibers
 - The reality is that GBTX is more cost efficient once labor costs included (these elements are in the US scope where labor is part of the project cost)

Avoids delays as current electronics prototypes are very similar to the new baseline

- Intentional as we were planning that this risk may realize
- Avoids pushing GE21 schedule to overlap with the ME0 schedule
 - This has been a major concern for the GEM upgrade coordination team






GE2/1 DAQ/Electronics R&D

- One of the goals of electronics R&D has been to reliably freeze all chamber-electronics interfaces early
 - Accelerate electronics development, heavy focus on early design integration to minimize mistakes
 - Allow ample time for electronics integration and studies of the performance (noise levels!)
- Current status:
 - Fully functional system on first trial with only a few trivial to fix issues related to optimization of component placement
 - Mature near-final prototypes for the OH and GEBs, a bridging prototype of FlexPCB in order to use existing GE1/1 VFAT3 hybrid being replaced with an actual plugin-card
 - Packaged prototype chips to arrive in the Fall, lots of logistics work to put a very well thought out contract for chip production
 - Extensive testing at 904, the test stand bow includes chamber and the electronics
 - Noise measured well below 1 fC excellent and well within specs
- Conclusions:
 - Achieved mature level of understanding of the electronics design
 - Interfaces frozen: remaining electronics developments are self-contained and do not affect chamber design
 - The only exception is the cooling circle that we want to separate from this review






GE2/1 Chamber Design Maturity

Chamber design development work flow:

- Establish a clear set of performance and operational requirements, track internal and external interfaces and external constraints
- Systematically validate each requirement through a dedicated test or tests yielding either a confirmation of the technical solutions or a design revision, systematically validate each interface via a dedicated test or other appropriate verification methods
 - Including the GE1/1 experience, and the slice test studies
- Facilitate transparent development of interface areas
 - The Triad Task Force working on the ROBflexPCB-GEB interface bringing people from the detector and electronics communities
 - Formal internal reviews of all designs, which required sign-offs by the designers of the elements that have a common interface with the the design under review
 - Integrate with the risk management program



PATCH PANEL

4 MODUL



R&D Steps to Completion

Electronics (ESR in late May 2020):

- Complete GEB boards M6-M8
 - Drives critical path for the ESR readiness, risks moderate, it just takes time
- Minor adjustments and optimization of Optohybrid and select GEB boards to correct small mechanical issues
- Validate packaged VFAT3 chips
 - Very close to critical path, may well get onto critical path if further delays
- Optimize chip protection and manufacture PlugIn-Cards
 - Related to the above
- Integrate and test, including proof of principle with ATCA backend
 - Lower risk, but potential for delays as the likelihood that at least one of over a dozen components would need another iteration is significant



Reviews

- Many reviews as the system gets finalized:
 - GEM Foils review to release design files and start production at Mecaro -Friday afternoon session
 - GEB M6-M7-M8: need to finalize several rounds of reviewing the prototypes boards design to send them into production – this Friday afternoon session
 - Been missing critical information and input from GEM mechanics/engineering team
 - VFAT3 packaged chip design review next week
 - Awaiting simulation results from the vendor
 - Readout Board design review next week
 - Finalize the decision on the copper layer based on all available information, essential to allow start of pre-series production in India
 - PlugIn-Cards review upcoming, has dependencies:
 - Requires final VFAT3 package design
 - Requires a decision on the optimal spark protection electronics experts "camp" planned in around middle of November
 - ATCA backend a full test-stand deployment planned for late Fall'19
 - Surprises very unlikely as it is a generic plug-n-play optical backend; we are not relying on any "high tech" functionality of those boards

Coordinated by Kevin Black, the GEM upgrades reviews coordinator

- Became a full time job, we are lucky we have Kevin's help
- Critical element in risk mitigation towards the success of the project

Electronics R&D Schedule

The "waterfall" plot for the updated R&D schedule

-		-	-	04 (00)	01 (0015	00 (00 10	00 (00 0	0.1.10015	04 (0040	00 / 00/ 0	00 / 00 / -	0.1/0016	04 (0005	00 (000-	00/07-7
#▲ Tit	,	Expected Start		Q4 / 2017 11 12		Q2 / 2018 4 5 6	Q3/2018 7 8 9	Q4 / 2018 10 11 12	Q1 / 2019 1 2 3	Q2/2019 4 5 6	Q3 / 2019 7 8 9	Q4 / 2019 10 11 12	Q1/2020 1 2 3	Q2 / 2020 4 5 6	Q3 / 2020 7 8
626	Vilestones	July 11, 2018	Aug 21, 2020			Milestones	•								
627	GE2/1 R&D T4: Special ROB-0A prototype manufactured and ready for installation on chamber	July 11, 2018	July 11, 2018	GE2/1 R&D	T4: Special ROB-0A	prototype manufactu	♦								
628	GE21 R&D T4: Gen-1 Prototypes Electronics Designs Complete, Ready for Project Level Review	Sep 13, 2018	Sep 13, 2018		GE21 R&D T4: G	en-1 Prototypes Electro	nics Designs 🔷								
629	GE2/1 R&D T4: Make a decision on the copper layer on ROB	Sep 20, 2018	Sep 20, 2018		GE2/1 R&D T4	4: Make a decision on th	e copper layer 🔷								
630	GE2/1 R&D T5: On-chamber electronics prototypes engineering design complete	Sep 28, 2018	Sep 28, 2018		GE2/1 R&D	T5: On-chamber electre	onics prototype 🤇								
631	GE2/1 R&D T4: Special ROB-0B prototype manufactured and ready for installation on chamber	Oct 4, 2018	Oct 4, 2018		GE2/1 R&D	T4: Special ROB-0B pr	ototype manufact 4	>							
632	GE2/1 R&D T4: ROB-1B prototype ready for installation on the demonstrator chamber	Nov 29, 2018	Nov 29, 2018			GE2/1 R&D T4: ROB-	-1B prototype ready fo	or installati 🔷							
633	GE2/1 R&D T4: Initial Testing of GEB-1 and Mechanical Integration Validation Complete	Dec 5, 2018	Dec 5, 2018			GE2/1 R&D T4: Initia	al Testing of GEB-1 and	d Mechanic 🔷							
634	GE2/1 R&D T4: ROB-1A prototype ready for installation on the demonstrator chamber	Dec 7, 2018	Dec 7, 2018			GE2/1 R&D T4: RO	B-1A prototype ready	for installati 🔷							
635	GE2/1 R&D T4: Make a decision on the ROB strip layout configuration	Dec 13, 2018	Dec 13, 2018			GE2/1 R&D T4: M	ake a decision on the	ROB strip lay 🔷							
636	GE21 R&D T4: uTCA-based Backend System for Gen-1/2 GE21 electronics is Ready for Trial Integration with Gen-1 on-Chamber Electronics and Preliminary Measurements of Noise with Stage-1 Demonstrator	Dec 21, 2018	Dec 21, 2018			GE21 R&D T4: uT	CA-based Backend S	system for Gen 🔷							
637	GE21 R&D T4: uTCA-based Backend System for Gen-1/2 GE21 electronics is Ready for Full Integration Testing with Gen-1 on-Chamber Electronics	Jan 4, 2019	Jan 4, 2019			GE21 R&D T	4: uTCA-based Backe	nd System for Gen	•						
638	GE2/1 R&D T4: All Gen-1 Electronics Boards for one module are ready for mechanical integration assessment with the Stage-1 Demonstrator @ CERN	Feb 19, 2019	Feb 19, 2019				GE2/1 R&D T4: All Ger	n-1 Electronics Boards	for one 🔷						
639	GE2/1 R&D T5: On-Chamber Prototype Electronics Manufacturing and Testing is Complete [At least One Full Module]	Feb 19, 2019	Feb 19, 2019			GE	2/1 R&D T5: On-Char	mber Prototype Electr	ronic 🔸	Т	CR Re	view to	,		
640	GE2/1 R&D T4: Pre-Integration and GEB production Test-stand @ PKU Complete	Feb 20, 2019	Feb 20, 2019			G	E2/1 R&D T4: Pre-Inte	egration and GEB prod	uction T 🔷		Sinine		-		
641	GE21 R&D T4: ROB-2 Boards Testing @ CERN Completed	Mar 12, 2019	Mar 12, 2019					B-2 Boards Testing @		201	arove	GE21-0	03		
642	GE2/1 R&D T4: Testing and Assessment of the modules for Stage-2A Demonstrator w/ APV electronics Complete	Mar 27, 2019	Mar 27, 2019				GE2/1 R&D T4	Testing and Assessm	ent of the modul <	ahł	JIOVE		03		
643	GE2/1 R&D T4: Ready for Foil PRR (Modified due to GE21-002 Change Control)	May 3, 2019	May 3, 2019				GE2	2/1 R&D T4: Ready for	Foil PRR (Modified due	a to 🧹					
644	GE2/1 T5: PRR for Foil Production	May 22, 2019	May 22, 2019					GE2/1	T5: PRR for Foil Prod	duction 🔸 🔷					
645	GE2/1 R&D T4: Testing and Assessment of Stage-2A Demonstrator (partial: GEB M1-2) w/ Gen-1 electronics Complete	May 17, 2019	May 17, 2019				G	E2/1 R&D T4: Testing a	and Assessment of Sta	ige-2A 🔷					
646	GE2/1 R&D T4: Ready for EDR	May 17, 2019	May 17, 2019					GI	E2/1 R&D T4: Ready fo	r EDR					
647	GE2/1 R&D T5: Performance of the Demonstrator chamber with Prototype Electronics is Validated	May 22, 2019	May 22, 2019					GE2/1 R&D T5: Perfo	rmance of the Demon	nstrator 🔷					
648	GE2/1 E5: EDR (CMS TC - External Constraint)	May 22, 2019	May 22, 2019					GE2/1 E5: EDR (CM	IS TC - External Con	straint) 🔸 🔶					
649	GE2/1 R&D T4: All Gen-1 On-Chamber Prototype Electronics Manufacturing and Testing is Complete. Ready for full integration with the Stage-2A Demonstrator @ CERN.	May 29, 2019	May 29, 2019					GE2/1 R&D T4: All Ge	en-1 On-Chamber Prot	totype Ele 🔷					
650	GE2/1 R&D T4: Testing and Assessment of Stage-2A Demonstrator w/ Gen-1 electronics Complete	Jun 18, 2019	Jun 18, 2019					GE2/1 R&D T4:	Testing and Assessmer	nt of Stage-2A 🔷					
651	GE21 R&D T4: uTCA-based Backend System for Gen-2 GE21 electronics is Ready for Full Integration Testing with Gen-2 on-Chamber Electronics	Aug 9, 2019	Aug 9, 2019					GE2	21 R&D T4: uTCA-base		- v				
652	GE2/1 R&D E5: RISK MANAGEMENT DECISION POINT: LpGBT or GBTX-based readout selected for ESR	Aug 30, 2019	Aug 30, 2019						GE2/1 R&D E5: RISK	MANAGEMENT DEC	ISION PO 🔷				
653	GE21 R&D T4: Hardware/firmware ready for integrated testing of the packaged chips	Oct 1, 2019	Oct 1, 2019						GE21 R&D T	4: Hardware/firmware	ready for integrate	\diamond			
654	GE21 R&D T4: Components of the ATCA-based Backend Readout System Hardware Test-Stand are Ready for Integration	Nov 4, 2019	Nov 4, 2019								ts of the ATCA-based I				
655	GE21 R&D T4: Gen-2 Electronics Design Complete; Ready for Manufacturing	Oct 31, 2019	Oct 31, 2019								onics Design Complete				
656	GE2/1 R&D T4: Packaged Chips Bonding to PlugInCards-2 starts at a European vendor	Nov 28, 2019	Nov 28, 2019								aged Chips Bonding to				
657	GE21 R&D T4: Packaged VFAT3 performance testing and packaging validation at INFN/Bari completed	Dec 27, 2019	Dec 27, 2019							GE21 R&D T	4: Packaged VFAT3 pe	rformance testing 🤇	>		
658	GE2/1 R&D T4: All Gen-2 Electronics Boards are Ready for Installation on Stage-2B Demonstrator and mechanical integration studies @ CERN	Jan 31, 2020	Jan 31, 2020	Pr	adv fo	or ESR (· Apr	2 2020	GE2		Electronics Boards are R	Ť		
659	GE2/1 R&D T4: Testing and Assessment of Phase-2B Demonstrator w/ Gen-2 electronics Complete	April 3, 2020	April 3, 2020	ne	auy It			<i>.</i>	5 2020	,		T4: Testing and Assess	ment of Phase 2B	<u> </u>	
660	GE2/1 R&D T5 (OPTION): Ready for ESR in GBTX-based scenario	April 3, 2020	April 3, 2020	11-	date 4	to lata	Marca	iven	ndates	J	GE2/1 R&D TS	OPTION): Ready for I	ESR in GBTX-	\diamond	
661	GE21 R&D T4: ATCA-based Backend System for Gen-2/3 GE21 electronics is Ready for Full Integration Testing with Gen-3 on-Chamber Electronics	Mar 23, 2020	Mar 23, 2020	<u> U</u>	Juale	<u>to late</u>			pualed	<u>1</u>		ATCA-based Backend	· · · · ·		
662	GE21 R&D T4: All Gen-3 Electronics Components Designs Complete	Mar 27, 2020	Mar 27, 2020			GFR	sched	ule			GE21 R&D T	4: All Gen-3 Electronics			
663	GE21 R&D T4: GEB-3 Boards Arrive to CERN	Jun 19, 2020	Jun 19, 2020			GLD	Jeneu						R&D T4: GEB-3 Board	· ·	
664	GE21 R&D T4: Development of the Software and Firmware infrastructure with fully integrated backend Complete	Jun 26, 2020	Jun 26, 2020									GE21 R&D T4:	Development of the S	oftware and Firm <	
665	GE2/1 R&D T4: All Gen-3 Electronics Boards are Ready for Installation and mechanical integration studies @ CERN	July 17, 2020	July 17, 2020		Pood	ly for E		CDT)	Ohcolo	to no			&D T4: All Gen-3 Elect		Ť
666	GE2/1 R&D T4: Testing and Assessment of Stage-3 Demonstrator w/ Gen-3 electronics Complete. Ready for ESR	-	Aug 21, 2020		red0	ly for E	sk (rb	GDIJ	Obsole		VV		E2/1 R&D T4: Testing	and Assessment of S	tage-3 D 🔶
667	GE2/1 R&D T5: On- and Off-Chamber Readout Prototype Electronics Integration and Performance Studies Completed		Aug 21, 2020									GE	2/1 R&D T5: On- and		, i i
668	GE2/1 E5: ESR (CMS TC - External Constraint)	Aug 21, 2020	Aug 21, 2020										GE2/1 E5: ESR (C	MS TC - External Co	nstraint) 🔸 🔿
Δ	lexei N. Safonov		(GF2/	1 TCR			CFR	RN AII	g 30	2019	n 26	5	

Alexei N. Safonov

CMS GE2/1 TCR



Risk Management Program

- Pro-active risk management program carried throughout the R&D stage will continue into the construction phase
 - Continuously updating risk register, reviewing and analyzing potential new threats, developing mitigation and response strategies
- Detectors: risks significantly reduced relative to the original version of the risk register

							1			
CORE CBS Number	Merlin WBS Number	Activity	Risk ID	Risk Description	Impact Description	Likelihood (L/M/H)	CORE cost impact (L/M/H)	Schedule Impact (L/M/H)	Mitigation	Action
2521	2521	GE2/1 Detectors	4.1	external vendors or delays in manufacturing	If quality of GEM foils is inadequate, foils will need to be re- mate leading to delays in the schedule and potentially lead to cost increases. If the impact on schedule is severe enough, it can impact readiness of the detector for installation		L	м	process of all ariving foils so any problems are discovered immediately to reduce schedule impact, (iii) schedule monitoring, (iv) adequate floats in the schedule to allow absorbing potential delays, (v)	Work with the vendors to correct the problem and speed up the foil manufacturing schedule, identify additional marpower to increase the number of shifts at module production sites and the chamber assembly facility at CERN to increase the throughput so that delays compared to original schedule are minimized.
			4.2	Delay in detailed designs of 8 different module types	Delay in completion of the detailed engineering drawings/designs can delay the start of production of GEM modules and impact the schedule.	L	<u>L.</u>	м	and periodic reviews) to ensure that falling behind schedule is detected early and additional engineering resources can be directed to ensure	identify additional resources (expert engineers) to speed up the completion of the designs. Work with the module production sites so that whatever delay remains can be absorbed by increasing the module produciton throughput to minimize impact on the overall schedule.
			4.3	Delay in production of other module and chamber components	If components required for module or chamber construction arrive late, that can potentially delay production of GEM modules.	м	Ĺ	м	production yield while working with vendors on R&D and prototyping, work with vendors on streamlining the process to minimize mistakes	Work with the vender to speed up the process. If the delay is significant, allocate additional resources to use faster shipping options to reduce schedule delay, work on increasing the througput of module production sites, use faster shipping options for shipment of ready modules to CERN.
			4,4		Lower than expected rate of module production at one or more produle production sites has the potential of delaying completion of GRM modules and the overall schedule of production and manufacturing.	L	Ĺ	м	should this risk realize, (iii) plan so that should there be a necessity	Allocate additional resources to increase the number of shifts at one or more module production sites and the chamber assembly facility at CERN to increase the throughput so that delays compared to original schedule are minimized. Allocate resources to use faster shipping options to reduce schedule delays.
			4.5	GE1/1 production schedule delays impacting GE2/1 schedule	As GE2/1 production relies on the same resources (marpower, module production sites, chamber assembly sites, storage and cosmis stand facilities at CERN) as GE1/1 production, delays in GE1/1 construction project can reduce the available marpower and access to facilities involved in production of GE2/1 detectors. The risk can realize independently of whether GE1/1 is installed on time and the severity is determined by how much of the delay is accurualized. Up to 6 month delay (mas schedule impact associated to this risk) can be absorbed by the available first in the schedule.	L	Ĺ	м	(iii) plan so that should there be a necessity the production rate at other assembly sites can be increaased by redirecting manpower and going	

Alexei N. Safonov

CMS GE2/1 TCR




Risk Management Program

- Pro-active risk management program carried throughout the R&D stage will continue into the construction phase
 - Continuously updating risk register, reviewing and analyzing potential new threats, developing mitigation and response strategies
- Electronics: risks completely retired (e.g. LpGBT) or significantly reduced relative to the original version of the risk register

CORE CBS Number	Merlin WBS Number	Activity	Risk ID	Risk Description	Impact Description	Likelihood (L/M/H)	CORE cost impact (L/M/H)	Schedule Impact (L/M/H)	Mitigation	Action
2.5.2.2	2.5.2.2	GE2/1 DAQ System	4.6	delay of the design completion for one of the boards (except on-chamber boards) due to unforeseen circumstances, e.g. repitative failure of alternate components to pass radiation requirements, or due to external factors	Completion of board design leading to board production affecting the schedule and potentially leading to a late delivery of the board.	L	L	L	Monitor design process, perform intermediate internal reviews in addition to formal reviews, test most of key features with early prototypes.	Identify and allocate additional engineering resources to complete the design of the board, and speed up the follow-up steps in the schedule to absorb or minimize the delay. If appropriate, switch to fast board manufacturing options (in all cases, default options aim to minimize costs by using slower manufacturing options) and use faster shipment options
			4.7	Problem in design or production yield of GE21 on-chamber electronics boards	If a problem occurs in design or production, then the schedule can be significantly delayed, which in the worst case can result in a late delivery to CMS, which in turn will not allow CMS to install GE21 chambers early and require re-scheduling its installation. The severity depends on the lateness of the time a problem is discovered, so while the schedule impact would increase as a function of time, the likelihood of such event decreases if appropriate mitigation measures are in place.	L	м	н	Multiple rounds of prototyping and prototype testing before completing the design, internal reviewing to ensure early detection of problems, careful exclude in controls. These staps help serves that any problems are discovered early to be impact on the schedule can be minimized with appropriate response. For perstantial problems in manufacturing, militation focuses on vendor capitification in proceeding staps, development of advanced and, designed CD processes for testing production boards well all add of time, manufacturing servani early pre-series boards alload of giving green light for full production boards, edited of opdoction boards.	Identify and allocate additional resources to complete the design, work with the vendor to switch to faster board manufacturing option (in all cases, default options aim to minimize cost by using slower manufacturing option), which to faster shipment options, allocate additional resources for follow-up steps in board testing and certification to minimize impact on the schedule
			4.8		The risk addresses the situation, in which the LQGBT chip is not available in time of the GE2/LQ Ophynkid board final design validation and start of production. GE2/L1 is one of earliest sub-projects of the forward muons sub-projects with the target installation prior to L5.8 Because of its early installation, the GE2/L detector assembly takes place substantially earlier than most Phase-2 CAS Diggrade projects, and with the updates on the LpGBT schedule reported, the expected delivery date for LpGBT is getting does not be time when these chips would be necessary for the OH board assembly that preceeds the full chamber assembly.		м	L	Mitgation strategy inclides (i) closely monitoring the status of the LpGBT chip development by CENN so any delays can be detected early, (ii) designing the Optohybrid board so that the GBT chip and related components (SCA chip and optical transinterpretencement) are applied bick (or a messarine card), which can be replaced with the existing GBTX-based components if the LpGBT chip is not delivered on time.	Switch the GE2/1 OH design to the variant relying on an existing GBTX chip, identify and allocate resources to complete the new design, and acquire additional fibers and backend boards that would be required in this case.
			4.9	mismatch in capacitance with the detector	The risk addresses the situation, in which the VAT3 chip's operational characteristics (noise) are found to be substantially substandard given mismatch in strip capacitance. The VAT3 chip being produced and qualified for GCI in as been optimized for the GEI1 detector's capacitances, which are not the same as those of GEI2 detector. If the difference in capacitane turns cut to be sufficient to impact chip performance in a substantive way, that would require a partial design update to the chip, submission for an engineering run yielding increased cost and additional testing that would impact the schedule	ι	L	н	Mitigation strategy inclides early testing the VFAT3 clips with the early prototype detection to measure noise levels and evaluate operational characteristics of the chip for GE2/1 as early as possible so that this risk can be either retired or addressed early to reduce or eliminate impact on the schedule.	Perform design adjustments for the chip, identify and allocate resources for an additional engineering run to produce the variant of the ASIC with modified capacitance (baseline plan assumes production of additional chips in the default design of the chip without an engineering run) and follow up testing of the modified ASIC.
			4.10	Loss of key engineer on the Project	Completion of the electronics design, testing of the electronics, completion of the design of firmware or software components, completion of electronics integration activities	L	L	м	Ensure that all key roles have several knowledgable people so should the departure of one of the engineers be unexpected, other engineers an continue development of the affected project or provide assistance to the replacement engineer to minimize the time to take over the affected part of the project.	Depending on how late in the project the risk realizes, either re-assign duties of the existing engineers to ensure the tasks led by the departing engineer are continues or dientify and allocate additional engineering resources, including potentially hiving a new engineer. GEM PM will bring any critical lack of personnel to the attention of the Muon System manager.



Production Planning



Alexei N. Safonov

CMS GE2/1 TCR

GE2/1 Foil Production Planning

- GE2/1 project GEM foils:
 - 114 (108=18*2*3+6 spares) foils per module type M1-M8
- Two vendors:
 - CERN: M1, M4, M5 and M8
 - Well calibrated process flow, single mask technology
 - Mecaro (Korea): M2, M3, M6 and M7
- Soon

Ongoing

Partnership with industry, double mask technology allows high production yields, extensive R&D

CERN

Mecaro

- Schedule parameters: 2 vendors w/ production rate of 18 foils/month each, start date of September 12, 2019 (procurement and setup starts after EDR)
 - Updated projections: 32 foils/month at CERN, Mecaro projection is that it can achieve as many as 40 foils/month
 - With 18 foils/month per site, foils arrival slightly outpaces module production
- Risk management:
 - Schedule risk analysis: no impact on the "short float" for up to a 5 months delay in production, the "longer float" gets reduced to 14 weeks by a 4 months delay
 - Integrated risk (in risk register) covers a range of possible scenarios from small hickups that are fairly likely to extremely unlikely catastrophic scenarios
 - Risk responses range proportionally to the impact: from "do nothing" to revert full production to CERN

Alexei N. Safonov

CMS GE2/1 TCR

Front Chamber

M8

M7

M6

M5


Back Chamber

M4

M3

M2

M1




- With 18 foils/month per site, foils arrival slightly outpaces module production
- Risk management:
 - Schedule risk analysis: no impact on the "short float" for up to a 5 months delay in production, the "longer float" gets reduced to 14 weeks by a 4 months delay
 - Integrated risk (in risk register) covers a range of possible scenarios from small hickups that are fairly likely to extremely unlikely catastrophic scenarios
 - Risk responses range proportionally to the impact: from "do nothing" to revert full production to CERN

Alexei N. Safonov

CMS GE2/1 TCR

GE2/1 Module/Chamber Production




Central Site (at CERN)

- Material inspection
- Pre-assembly work
- Assembly kit preparation
- Shipment
- + also a production site
- External Production Sites
- Module assembly
- QC2-QC5 tests
- Data Base updates
- Production community (all)
- Review of the QC data
- Validation of modules
- Participate to central site activities

GE2/1 Production Readiness

- Primary focus as module production sets the overall schedule pace
 - Dominates critical path in the second half od the project
 - Major handle for schedule risk mitigation: delays elsewhere can be compensated if we increase the pace of module production
- An experienced management team in place with a strong record of delivering on schedule
 - Excellent technical expertise stemming from GE1/1, detailed QA/QC protocols
 - Well established responsibilities and reporting lines
- GE2/1 master schedule built assuming 4 production lines
 - We know now that we will have at least 7
 - Schedule optimization potential and a major extra resilience against unexpected delays




Date

	Site	Number of Production lines	Certification (participation in GE1/1)	Infrastructure ready and tested	Production rate Max. (day/module)	Comments
	Belgium	1	YES	YES	3	Produced 30 GE1/1 detectors
	Germany	1*	YES	YES	2	*QC only (no clean room) Tested 21 GE1/1 det.
	Italy	2	YES	YES	3.5 per line	Produced 26 GE1/1 detectors
	India	2 (+2 under approval)	YES (+2 on-going)	YES (+2 on-going)	4 per line	Produced 17 GE1/1 detectors
	Pakistan	1	YES	YES	5	Produced 13 GE1/1 detectors
а	Sri-Lanka	1	YES	YES	3	Using CERN infrastructure and tooling
	China	1	On-going	On-going	N-C	New site, QC Jamboree in progress

CMS GE2/1 TCR

GE2/1 Production Readiness





CMS GE2/1 TCR

GE2/1 Chamber Assembly

See Michele's talk

- GE2/1 chamber assembly components:
 - Four triple GEM modules (M1-4 or M5-8)
 - Custom designed mechanics structure
 - On-chamber electronics (GEBs, plug-in cards carrying VFAT3 ASIC, Optohybrid board)
- Technical aspects worked out as part of developing the GE2/1 demonstrator system
 - Two complete and fully validated GE2/1 chambers (w/ analogue electronics used in production testing)
 - Two modules with electronics closely resembling final system
- Logistics follows GE1/1 experience and re-uses the same facilities
 - CERN continues to provide logistical support and assistance, but a much increased role of the GEM participating institutions and increased presence at CERN









Installation Planning

- Good understanding of the logistics and the scale of the work stemming from the ongoing GE1/1 efforts
- Special installation tools developed, including a special jig
 - GE1/1 insertion (May.16.2019) gives strong confidence as the GE1/1 jig is a similar (although a more complex) system
- Trial installation of two GE2/1 chambers in May of 2019
 - Primary goal was to validate mechanical interfaces, but also valuable experience







- The GE21 project has so far been progressing well
 - Money-wise, 2/3 of the construction funds released by CMS (services and chambers)
- We have been able to anticipate risks and react to them early to prevent significant problems from occurring in the first place
 - A number of design changes improving robustness of the system and avoiding schedule dependences exposing project to schedule risks
- We have done well in the reviews:
 - All major reviews (PRRs, EDR, ECR/TCRs) passed with strong endorsements from the CMS review panels

Very intense time with several key near term challenges

- Resolving problems with launching module production
- Sending foil production at Mecaro into cruising mode
- Completion of electronics R&D to start electronics construction
- Some elements of the production plan need better understanding, e.g. mass production logistics for the plug-in cards