



Status of Timing-SDHCAL Development

Weihao Wu On behalf of SDHCAL Group CALOR2022 Meeting 2022/05/20


5/19/2022


Outline

- Purpose of using timing in SDHCAL
- Detector and electronics upgrade
- Front-end readout ASIC of PETIROC2B
- The front-end Electronics and DAQ Development
- Summary

Semi-Digital Hadronic CALorimeter

- SDHCAL is one of high granularity PFA (Particle Flow Algorithm) calorimeter
 - Connect first hits and then their clusters using distance and orientation information
 - The energy information helps to optimize the connections of hits belongs to the same shower.
- A SDHCAL prototype based on Glass RPC
- Semi-digital readout: hits associated to three different thresholds
 - 1st threshold = 110fC
 - 2nd threshold = 5pC
 - 3rd threshold = 15pC
- 48 layers with GRPC as sensitive medium
- Dimensions: 1m×1m×1.3m






SDHCAL prototype at testbeam in 2015


5/19/2022

Motivation of using Timing Information

- Timing could be an important factor to identify delayed neutrons.
- Time information can be very helpful to separate closeby showers and reduce the confusion for a better PFA application.








5/19/2022

CALOR2022 Conference

SDHCAL with Timing Measurement

- Goal: Extending the SDHCAL to include timing information for a 5D-calorimeter (Position, Energy and Timing)
- Implementation: Building multi-gap RPC (MRPC) detectors equipped with a new version of readout electronics with high timing performance
 - Timing resolution < 100ps
- The use of MRPC will improve the intrinsic timing of the detector
 - MRPC > 4 gaps







First functionality tests looks promising


CALOR2022 Conference

5/19/2022

Timing Electronics for SDHCAL




- SDHCAL: electronics based on HARDROC
 - Size: 1m x 1m; cell size: 1cm x 1cm
 - No of channels: 440K
- HARDROC2
 - 64 input channels
 - 3-threshold: 110fC, 5pC, 15pC
 - Not for timing measurement
 - Power consumption: 1mW/chan @ continuous mode; 10 μ W/chan @ pulsing mode




- Time measurement with 10 bits TDC interpolating 40MHz clock
- Timing resolution below 40 ps
- 32 input channels
- charge and time measurement
- Power consumption: ~6mW/channel

FE Readout ASIC: PETIROC

- Timing measurement:
 - fast pre-amplifier + discriminator + TAC + ADC ramp
- 10-bit TDC interpolates 40MHz clock, resolution of ~40ps
- Trigger output for 32-channel
- iRPC detector readout of CMS experiment






5/19/2022

FEE Prototype

- The FEE prototype includes four PETIROC chips, 128 readout pads on the PCB bottom side for MRPC induction signals.
- Detector Interface(DIF) card was designed to connect FEE and FPGA board
 - Data transmission, power rail and clock source.
- The DAQ system should be developed to transfer data between FEE and PC.




Design of Front-end Board


		L				
1	<u></u>	SURFACE		AIR		
2	TOP	CONDUCTOR	•	COPPER	-	
3		DIELECTRIC	-	FR-4	-	
4	GND1	CONDUCTOR	-	COPPER	-	
5		DIELECTRIC	-	FR-4	+	
6	SIG1	CUNCLICTOR	-	COPPER	-	
7		DIELECTRIC	-	FR-4	-	
8	SIG2	CONDUCTOR		COPPER	-	
9		DIELECTRIC	-	FR-4	-	
10	GND2	PLANE	-	COPPER	•	
11		DIELECTRIC	+	FR-4	-	
12	VDDA	PLANE	-	COPPER	-	
13		DIELECTRIC	•	FR-4	-	
14	VDDD	PLANE	+	COPPER	-	
15		DIELECTRIC	-	FR-4	-	
16	GND3	PLANE	-	COPPER		
17		DIELECTRIC	•	FR-4	-	
18	SIG3	CONDUCTOR	-	COPPER	-	
19		DIELECTRIC	-	FR-4	-	
20	SIG4	CONDUCTOR	•	COPPER	-	
21		DIELECTRIC	•	FB-4	-	
22	GND4	CONDUCTOR	•	COPPER	-	
23		DIELECTRIC	-	FR-4	-	
24	воттом	CONDUCTOR	*	COPPER	+	
25		SURFACE		AIR		

Stack-up and via design

- 12 layers PCB
- Many induction units are at the bottom
- Laser-drilled Via Technology (small size: ~0.1mm) between outside two layers
- Buried Vias with the size 0.3mm




Hardware of Timing Electronics Prototype







5/19/2022



- Front-end interface: Petiroc configuration and data output decoder
- AXI interface between PL and PS, through DDR memory
- The PetaLinux tools allows to customize embedded Linux solutions on Xilinx processing systems.
- Python application access PS memory via linux driver, and communicates with PC via ethernet

DAQ Software


- The DAQ software is a Python GUI application.
 - The GUI is designed via QT designer, which is set of cross-platform C++ libraries that implement highlevel APIs.
 - PyQt5 modules binding with QT v5.

MainWindow			- 🗆 🗙	Main settings EN/PP Calibration Connect test
Main settings EN/PP Calibration	Connect test			
Mask disci charge 0 1 2 3 4	□ S □ 9 □ 10 □ 11 □ 12	16 17 18 19 20	24 25 26 27 28	待发送数据 发送 打印64Sbit 导出到文本 文本名称: reg_10_14.txt
□ 5 □ 6 □ 7 Mask disci time □ 0	13 14 15	21 22 23	29 30 31	接收信息
	9 10 11 12 13	17 18 19 20 21	25 26 27 28 29	
6 7 ADC ramp compensation	14 15 charge 300	□ 22 □ 23 Cin ● 1. 25pF	□ 30 □ 31 Cf ● 100fF	
☐ External start ADC LatchDiscri no latch ∨ Polarity Negative ∨	time 500 DAC dummy 0 DAC delay 0	 2. 5pF 3. 75pF 5pF τ =25ns 	○ 200fF	重定问到文本 结束重定问 清屏 文本名称: [data_10_14.txt
Polarity Negative 🗸	nur netay v	t −∠ons	• -2015	本机ip 192.168.31.166 连接状态 未连接 本机端口 12345 连接模式 TCP ~

5/19/2022

Time and Charge Threshold Voltage T

- All of bias voltage values are correct.
- Output data has been checked, after sending trigger signals.
- Time threshold is correct according to the voltage value with 10bit DAC.
- Time and Charge threshold can be well controlled.




-	
Bias Voltage	Value(V)
vref_inpdac	0.989
vref_time	1.664
vref_charge	0.976
vref_tdc	0.133
vref_adc	0.961
vref_time_pad	1.658

5/19/2022


Status of System Test

====				=====10 bit	step===		=====		==	1
			Coarsetime:							
Ch1	: (65	Coarsetime:	1000010110,	Decode:	111110010	==>	Counter:	498,	Hit: 0
Ch2	: (66	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
Ch3	: (67	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
	: (58	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
Ch5	: (59	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
Ch6	: 1	70	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
Ch7	: 7	71	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
Ch8	: 7	72	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
			Coarsetime:							
Ch10	: 1	74	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
Ch11	: 7	75	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
Ch12	: 7	76	Coarsetime:	1111100010,	Decode:	101011110	==>	Counter:	350,	Hit: 0
			Coarsetime:							
Ch14	: 1	78	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
Ch15	: 7	79	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
Ch16	: 8	30	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
Ch17	: {	31	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
Ch18	: 8	32	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
Ch19	: 8	33	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
			Coarsetime:							
			Coarsetime:							
Ch22	: 8	36	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
Ch23	: 8	37	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
			Coarsetime:							
Ch25	: {	39	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
Ch26	: 9	90	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
Ch27	: 9	91	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1
			Coarsetime:							
			Coarsetime:							
			Coarsetime:							
Ch31	: 9	95	Coarsetime:	1100010101,	Decode:	100001100	==>	Counter:	268,	Hit: 1



• Crossstalk exists in the injection test!

New version of FE Hardware





- Scheme: two Petiroc chips + clock chips + power chips + FMC connector
- Purpose: test Petiroc timing measurement performance
- Remove jump cables to reduce noise and crosstalk.
- Schematic and layout design has been finished, will be fabricated soon.

5/19/2022

Toward Larger prototypes

- Board with 8 (could be extended to 12) Petircoc2B ASICs
- Pads 2cm x 2cm, 256 channels
- Local FPGA (Xilinx Spartan-6 TQFP) embedded on board





5/19/2022

CALOR2022 Conference

16

Summary

- Timing information helps to identify neutrons and separate close-by showers.
- MRPC detector is being built, which has an improved timing performance.
- A front-end prototype and a interface card has been designed and tested.
- The Xilinx ZCU102 board is used as the DAQ system.
 - The firmware and software of DAQ system has been developed.
- A new version of hardware has been designed, and will be fabricated soon.
- A larger prototype is being developed simultaneously.

Introduction of PETIROC chip

- Time measurement with 10bits TDC interpolating 40MHz coarse time
- Charge measurement (Q>50fC) with 10bits DAC
- Voltage input amplifier, 2000hm matching
- High bandwidth preamp (GBWP> 1.2 GHz)
- PETIROC parameters:
 - One chip with 32-channels and mixed analog/digital
 - The 32chs input connected with PAD (detector unit)
 - One channel split into two parts, respectively for charge and time
 - Internal DAC for each channel to adjust the amplitude of the input signal
 - Lower power consumption (~6mW/channel)
 - Jitter ~18 ps RMS on trigger output (4 photoelectrons injected)



Embedded design based on FPGA -- UART

- The embedded design in ZCU102(PS side) mainly contains serial port communication(UART), ethernet communication(TCP/IP) and PETIROC configuration(Slow Control).
- UART test in PS side:
 - Hardware only needs
 Processing System part on ZCU102.
 - Write the C/C++ code and run on the hardware platform.
 - Information is printed on the tool window through UART port.

nclude <stdio.h></stdio.h>	友善串□调试助手	- D X
nclude <string.h></string.h>		and on an and a second
nclude "lwip/err.h"		空制(<u>C</u>) 帮助(<u>H</u>)
nclude "lwip/tcp.h"		上 _ 〒 総
nclude "lwipopts.h"		
nclude "xil_cache.h" PS code	串口设置	
nclude "sleep.h"	THAN	[09:00:03.129] Xilinx Zynq MP First Stage Boot Loader
	端 口 COM4 ·	Release 2019.2 Feb 23 2021 - 16:51:14
efine TX_SIZE 102		PMU-FW is not running, certain applications may not be supported.
atic struct tcp pcb*connected pcb = NULL;	波特率 115200 👻	[09:00:05.247] TCP client connecting to 192.168.1.100 on port 5001
signed client connected = 0;		On Host: Run \$iperf -s -i 5 -w 2M
Static Global Function, blind for external file	数据位 8 🔹	Start PHY autonegotiation
nt tcp_trans_done = 0;	10-2A ().	[09:00:05.253] Waiting for PHY to complete autonegotiation.
u char data[TX SIZE] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9};	校验位 None 🔹	[09:00:09.261] autonegotiation complete
char data[TX_SIZE] = "Hello World! Successfully Send Word From PS Client";	停止位 1 -	link speed for phy address 12: 1000
	13.11.16.11	
t send_data()	流 控 None 🔹	UART Output
err t err;		
struct tcp pcb *tpcb = connected pcb;	接收设置	·)
	按权议真	
if (!tpcb)	G ASCII G Hex	
return -1;	ASCII	
//判断发送数据长度是否小于发送缓冲区剩余可用长度	▶ 自动换行	
<pre>if (TX_SIZE < tcp_sndbuf(tpcb)) {</pre>		
<pre>//Write data for sending (but does not send it immediately).</pre>	□ 显示发送	
<pre>err = tcp_write(tpcb, data, TX_SIZE, 1); if (err != ERR OK) {</pre>		
<pre>xil_printf("txperf: Error on tcp_write: %d\r\n", err);</pre>	▶ 显示时间	UART Debug Assistant
connected_pcb = NULL;	-).	OANT DEbug Assistant
return -1;	发送设置————————————————————————————————————	
}	← ASCII ← Hex	
//Find out what we can send and send it	• ASCII C Hex	发送
<pre>err = tcp_output(tpcb);</pre>	□ 自动重发 1000 ÷ m	5
if (err != ERR_OK) {		
<pre>xil_printf("txperf: Error on tcp_output: %d\r\n",err); return -1;</pre>		sad
return -1;	COM4 OPENED, 115200, 8, NONE,	1. OFF Rx: 449 Bytes Tx: 0 Bytes


UART communication test

Particle Identification using BDT

- PS and SPS testbeam at CERN in 2015
 - PS beamline: 3, 4, 5, 6, 7, 8, 9, 10, 11 GeV
 - SPS beamline: 10, 20, 30, 40, 50, 60, 70, 80 GeV
 - Contamination particles: eletrons and muons

https://arxiv.org/pdf/2202.09684.pdf

- A testbeam data analysis draft recently has been submitted to Jinst.
 - Use BDT to reject electron background from pion samples in the energy range of 10 to 80 GeV



Distribution of the BDT output of training and validation set using the simulated electron (black) and pion (red) events from 1 GeV to 80 GeV.

