


JAVIER DUARTE (UCSD)


OCTOBER 23, 2019

WEST COAST LHC JAMBOREE, SLAC


NEW IDEAS & TECHNOLOGIES IN TRIGGER FOR HL-LHC (AND RUN 3)



- ▶ **Modern FPGAs** with large amounts of **embedded components** that perform multiplication (DSPs), apply logical functions (LUTs), or store memory (BRAM)




- ▶ **Modern FPGAs** with large amounts of **embedded components** that perform multiplication (DSPs), apply logical functions (LUTs), or store memory (BRAM)




- ▶ **High level synthesis** to more easily program FPGAs

- ▶ **Modern FPGAs** with large amounts of **embedded components** that perform multiplication (DSPs), apply logical functions (LUTs), or store memory (BRAM)




- ▶ **High level synthesis** to more easily program FPGAs
- ▶ **Sophisticated algorithms**

- ▶ **Modern FPGAs** with large amounts of **embedded components** that perform multiplication (DSPs), apply logical functions (LUTs), or store memory (BRAM)





- ▶ **High level synthesis** to more easily program FPGAs
- ▶ **Sophisticated algorithms**
- ▶ **Machine learning**

- ▶ **Modern FPGAs** with large amounts of **embedded components** that perform multiplication (DSPs), apply logical functions (LUTs), or store memory (BRAM)



- ▶ **High level synthesis** to more easily program FPGAs
- ▶ **Sophisticated algorithms**
- ▶ **Machine learning**
- ▶ GPUs or FPGAs or ASICs as **co-processors** for software trigger

Compute
Latency





Challenges:

Each collision produces $O(10^3)$ particles

The detectors have $O(10^8)$ sensors

Extreme data rates of $O(100 \text{ TB/s})$


Compute
Latency



Challenges:

- Each collision produces $O(10^3)$ particles
- The detectors have $O(10^8)$ sensors
- Extreme data rates of $O(100 \text{ TB/s})$

Compute
Latency




Challenges:

Each collision produces $O(10^3)$ particles
The detectors have $O(10^8)$ sensors
Extreme data rates of $O(100 \text{ TB/s})$

ML

Compute
Latency



Challenges:


- Each collision produces $O(10^3)$ particles
- The detectors have $O(10^8)$ sensors
- Extreme data rates of $O(100 \text{ TB/s})$

ML

ML

LHC EVENT PROCESSING

Compute
Latency



FPGAs

ML

CPUs

GPUs

FPGAs

ML

CPUs

GPUs

FPGAs

ML


Challenges:

Each collision produces $O(10^3)$ particles

The detectors have $O(10^8)$ sensors

Extreme data rates of $O(100 \text{ TB/s})$

- ▶ Algorithm approach: tracklet and Kalman filter hybrid algorithm written in Vivado HLS to expedite development
 - ▶ Tracks are seeded with pairs of stubs in adjacent layers
 - ▶ Projections to other layers are calculated (assuming beamline constraint)
 - ▶ Full tracks after duplicate removal are inputs to the final track fit (Kalman filter)
- ▶ R&D efforts: displaced tracking for long-lived particles, etc.



InputRouter

VMRouter

TrackletEngine

TrackletCalculator

ProjectionRouter


MatchEngine

MatchCalculator


DuplicateRemoval

KalmanFilter


- ▶ Correlator layer 1 will process pileup mitigated candidates $\{\mu, e, \gamma, h^\pm, h^0, \text{vtx}\}$
- ▶ Full correlator trigger must complete all processing & transmit trigger objects $\{\mu, e, \gamma, \tau, j, \text{MET}, \text{etc.}\}$ to the GT within $2.5 \mu\text{s}$




- ▶ [hls4ml](#) for physicists or ML experts to translate **ML algorithms** into **FPGA firmware**



- ▶ [hls4ml](#) for physicists or ML experts to translate **ML algorithms** into **FPGA firmware**



- ▶ [hls4ml](#) for physicists or ML experts to translate **ML algorithms** into **FPGA firmware**



Translation



```
hls4ml convert -c keras-config.yml
```


Translation



```
hls4ml convert -c keras-config.yml
```



```
KerasJson: keras/KERAS_3layer.json  
KerasH5:   keras/KERAS_3layer_weights.h5  
OutputDir: my-hls-test  
ProjectName: myproject  
XilinxPart: xcku115-flvb2104-2-i  
ClockPeriod: 5  
IOType: io_parallel # options: io_serial/io_parallel  
HLSConfig:  
  Model:  
    Precision: ap_fixed<16,6>  
    ReuseFactor: 1  
    Strategy: Resource # options: Latency/Resource
```

Translation → `hls4ml convert -c keras-config.yml`

Model



```
KerasJson: keras/KERAS_3layer.json
KerasH5:   keras/KERAS_3layer_weights.h5
OutputDir: my-hls-test
ProjectName: myproject
XilinxPart: xcku115-flvb2104-2-i
ClockPeriod: 5
IOType: io_parallel # options: io_serial/io_parallel
HLSConfig:
  Model:
    Precision: ap_fixed<16,6>
    ReuseFactor: 1
    Strategy: Resource # options: Latency/Resource
```

Config

- ▶ **IOType:** parallel or serial
- ▶ **ReuseFactor:** how much to parallelize
- ▶ **Precision:** inputs, weights, biases
- ▶ **Strategy:**
 - ▶ Resource for large NN
 - ▶ Latency for small NN (fully pipelined)

Translation



```
hls4ml convert -c keras-config.yml
```

Model



Keras



```
KerasJson: keras/KERAS_3layer.json
KerasH5:   keras/KERAS_3layer_weights.h5
OutputDir: my-hls-test
ProjectName: myproject
XilinxPart: xcku115-flvb2104-2-i
ClockPeriod: 5
IOType: io_parallel # options: io_serial/io_parallel
HLSConfig:
  Model:
    Precision: ap_fixed<16,6>
    ReuseFactor: 1
    Strategy: Resource # options: Latency/Resource
```




Config




- ▶ **IOType:** parallel or serial
- ▶ **ReuseFactor:** how much to parallelize
- ▶ **Precision:** inputs, weights, biases
- ▶ **Strategy:**
 - ▶ Resource for large NN
 - ▶ Latency for small NN (fully pipelined)

Build HLS project






```
hls4ml build -p my-hls-test -a
```






- ▶ Big reduction in DSPs (multipliers) with compression



- ▶ Big reduction in DSPs (multipliers) with compression
- ▶ Easily fits on 1 FPGA **after compression**


- ▶ **Increasing** reuse factor, **increases** latency



~35 clocks
@ 200 MHz
= 175 ns

~15 clocks
@ 200 MHz
= 75 ns

- ▶ **Increasing** reuse factor, **increases** latency



~35 clocks
@ 200 MHz
= 175 ns

~15 clocks
@ 200 MHz
= 75 ns

For low-latency, small reuse factor, inference in $O(100 \text{ ns})$!


What if we have $O(\text{ms})$? Can go to **bigger networks!**

- ▶ Inference of ML algorithms possible in **O(100 ns)** on **1 FPGA** with **hls4ml!**


- ▶ Inference of ML algorithms possible in **O(100 ns)** on **1 FPGA** with **hls4ml!**
 - ▶ Applications across CMS, ATLAS, DUNE, and accelerator controls:

- ▶ Inference of ML algorithms possible in **O(100 ns)** on **1 FPGA** with **hls4ml!**
 - ▶ Applications across CMS, ATLAS, DUNE, and accelerator controls:
 - ▶ Muon p_T determination in the CMS endcap with a DNN:
runs in 160 ns on an FPGA and **reduces** the **fake muon rate** by **up to 80%**

- ▶ Inference of ML algorithms possible in **O(100 ns)** on **1 FPGA** with **hls4ml!**
 - ▶ Applications across CMS, ATLAS, DUNE, and accelerator controls:
 - ▶ Muon p_T determination in the CMS endcap with a DNN:
runs in 160 ns on an FPGA and **reduces the fake muon rate by up to 80%**
 - ▶ **Variational autoencoder** for anomaly detection




- ▶ Inference of ML algorithms possible in **O(100 ns)** on **1 FPGA** with **hls4ml!**
 - ▶ Applications across CMS, ATLAS, DUNE, and accelerator controls:
 - ▶ Muon p_T determination in the CMS endcap with a DNN:
runs in 160 ns on an FPGA and **reduces** the **fake muon rate** by **up to 80%**
 - ▶ **Variational autoencoder** for anomaly detection




- ▶ Currently supported:
 - ▶ Small and large dense NNs
 - ▶ Binary and ternary NNs
 - ▶ Small 1D/2D CNNs
- ▶ Planned support
 - ▶ Big 1D/2D CNNs
 - ▶ Graph NNs
 - ▶ Other HLS/RTL backends



Specialized co-processor hardware for machine learning inference



INTEL® FPGA ACCELERATION HUB



Delivering FPGA Partner Solutions on AWS via AWS Marketplace



Specialized co-processor hardware for machine learning inference




Microsoft

FPGA


Catapult/Brainwave



Datacenter (CPU farm)




Datacenter (CPU farm)



- ▶ Services for Optimized Network Inference on Coprocessors (SONIC)
- ▶ Send jet images from CMSSW to Microsoft Brainwave FPGA



Datacenter (CPU farm)

gRPC
protocolHeterogeneous
Cloud Resource

CPU

FPGA



Heterogeneous
"Edge" Resource



CPU

Experimental
softwaregRPC
protocol



FPGA

- ▶ Services for Optimized Network Inference on Coprocessors (SONIC)
 - ▶ Send jet images from CMSSW to Microsoft Brainwave FPGA
- ▶ Two modes: cloud service and on premises






- ▶ Remote: FNAL (IL) to Azure (VA) $\langle \text{time} \rangle = 60 \text{ ms}$
- ▶ Highly dependent on network conditions




- ▶ Remote: FNAL (IL) to Azure (VA) $\langle \text{time} \rangle = 60 \text{ ms}$
 - ▶ Highly dependent on network conditions
- ▶ On-prem: run CMSSW on Azure $\langle \text{time} \rangle = 10 \text{ ms}$
 - ▶ on FPGA: 1.8 ms for inference
 - ▶ Remaining time used for classifying and I/O




▶ Brainwave + SONIC achieves



- ▶ **175× (30×) on-prem (remote) better latency** vs. CMS CPU
- ▶ 1 FPGA service can serve 100s of CPU worker nodes
- ▶ **Competitive throughput** vs. GPU as a service





- ▶ HCAL reconstruction and tracking contribute significantly to HLT compute time





- ▶ HCAL reconstruction and tracking contribute significantly to HLT compute time
- ▶ GPU/FPGA as co-processor can reduce compute time



- ▶ HCAL reconstruction and tracking contribute significantly to HLT compute time
- ▶ GPU/FPGA as co-processor can reduce compute time
 - ▶ Patatrack pixel reconstruction on GPUs





- ▶ HCAL reconstruction and tracking contribute significantly to HLT compute time
- ▶ GPU/FPGA as co-processor can reduce compute time
 - ▶ Patatrack pixel reconstruction on GPUs
 - ▶ HCAL reconstruction with ML on GPUs/FPGAs (as a service)




- ▶ By 2021, full LHCb trigger chain in software (HLT)
- ▶ Run full first stage of HLT (HLT1) on GPUs
- ▶ One GPU has to process 30/60 k events/s
- ▶ The current sequence of full Velo, primary vertices, full UT, and SciFi decoding runs on an NVIDIA V100 at 112 kHz




LHCb Upgrade Trigger Diagram



Raw data is decoded on the GPU



- ▶ Particle physics experiments face **extreme trigger challenges** in the coming years
- ▶ Exploiting **new algorithms, new hardware**, and **machine learning** will be key to the success of next-gen experiments
- ▶ Open questions:
 - ▶ With more sophisticated algorithms at earlier trigger, how do we ensure performance/safety? backup triggers?
 - ▶ What community tools do we need to deploy ML at the trigger?
 - ▶ Which co-processors are best suited to which tasks for the high-level trigger?
 - ▶ How do we incorporate timing information at the trigger level?
 - ▶ What are the physics use-cases for L1 scouting at 40 MHz?
 - ▶ What can we do with the new trigger hardware capabilities which we aren't thinking about?
 - ▶ L1 gives us a fundamental limitation but is there more we can exploit at the HLT?
 - ▶ Can we make a (realistic) wish-list for triggerable characteristics of events?



JAVIER DUARTE (UCSD)

OCTOBER 23, 2019

WEST COAST LHC JAMBOREE, SLAC

BACKUP

$$x_n = \begin{pmatrix} k \\ \phi \\ \phi_b \end{pmatrix}_n = \begin{pmatrix} 1 & 0 & 0 \\ a & 1 & b \\ c & 0 & d \end{pmatrix} \begin{pmatrix} k \\ \phi \\ \phi_b \end{pmatrix}_{n-1}$$

multiple scattering \leftarrow

$$P_{n+1} = F P_n F^T + Q$$

$$z_k = \begin{pmatrix} \phi_s \\ \phi_{bs} \end{pmatrix} = \begin{pmatrix} 0 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{pmatrix} \begin{pmatrix} k \\ \phi \\ \phi_b \end{pmatrix}$$

$$y = z = H x_n$$



$$S = H P H^T + R$$

$$K = P H^T S^{-1}$$

$$x = x_n + K y_n$$


position error \leftarrow
matrix inversion! \leftarrow
Kalman Gain \leftarrow

- ▶ Phase-2 : improved reconstruction using a Kalman filter
 - ▶ Iterative outer-inner tracking to reconstruct tracks and assign track p_T (as offline)
- ▶ Both PV constrained and unconstrained tracks: displaced standalone muons



UPGRADING THE LEVEL-1 TRIGGER (BEFORE)

~4 μ s



UPGRADING THE LEVEL-1 TRIGGER (AFTER)

More and better information available in the Level-1 trigger!

What can we do with it?

