


RD53B Single Chip Card


H. Krüger, 4.11.2019

Bonn University

RD53B IO Changes


- Digital
 - Added DATA_IN[3:0] input (LVDS) for on-chip data aggregation
 - 100 Ohm on-chip termination
 - Dual mode: scan chain inputs during scan chain mode
 - Chip ID inputs
 - Added fourth address bit
 - Changed to internal pull-up resistors
 - HITOR outputs renamed GPO_LVDS
 - STATUS CMOS output renamed GPO_CMOS
 - GTX lanes swapped polarity (mirrored in layout)
 - Scan chain functionality (dedicated pads + dual mode pads)
 - CMOS inputs: TEST_MODE, SCAN_EN, PIXEL_MATRIX_TEST_MODE (CHIP_ID3)
 - LVDS inputs (DATA_IN): SCAN_IN[1:0], TEST_CLK40, TEST_CLK160
 - LVDS outputs (GPO_LVDS): SCAN_OUT[1:0]
 - In BYPASS_MODE: EXT_CMD_CLK, EXT_SER_CLK via DATA_IN bus
 - Removed pads:
 - EXT_TRIGGER, INJ_STRB[1:0], POR_OUT_B, EXT_CMD_CLK, EXT_SER_CLK
 - JTAG signals
 - PLL_VCTRL (generated internally)




Title: Digital IO		 Physikalisches Institut Universität Bonn Nußallee 12 53115 Bonn
Project: RD53B	Drawn by: HK	
Date: 04/11/2019 Time: 10:02:49	Revision: 1.0	
File: DigitalIO.SchDoc	Sheet 2 of 4	

RD53B IO Changes

- Bias & Monitoring
 - Voltage reference generation with external
 - $VREF_IREF = 20\mu A * R_IREF$
 - $VREF_ADC = 10\mu A * R_VREF_ADC$
 - Added pad for VDD_PRE (new in RD53B) decoupling
 - Readout of external NTC
 - internal current DAC + connection to monitoring ADC
 - Added pull-ups to VDD_PRE for IREF_TRIM inputs
 - No more Top_Row pads






Title: Analog IO		 Physikalisches Institut Universität Bonn Nußallee 12 53115 Bonn
Project: RD53B	Drawn by: HK	
Date: 04/11/2019	Revision: 1.0	
Time: 10:02:50	Sheet 3 of 4	
File: AnalogIO.SchDoc		






RD53B IO Changes

- Powering

- Voltage reference generation with external resistors
 - $VREF_{[A/D]} = 20\mu A * R_{VREF[A/D]}$
- Common VOFS for analog & digital
- Common VDD_SHUNT for analog & digital
- Added GND_REF (ground sense) to analog and digital bias blocks
- Added 5th VIN pad per regulator group
- Removed:
 - Internal current setting resistor (SLDO_RINT)
 - Conf. SLDO compensation (SLDO_COMP_EN_B)
 - Bandgap start-up overwrite (SLDO_POR_BG)
- Separate VOFS output and input pads (averaging of VOFS for multiple chips)
- Added VOFS_LP to connect second resistor for low power mode offset setting
- Added LP_AC_EN to connect ac-signal for LP mode activation
- Added VDD_EFUSE pad for E-fuse programming (2.5V during programming, short to GND for normal operation)




1. LDO/single-chip shunt
 - PWR_x: VINx
 - JP_VIN: closed (or open for separate current measurement)
2. Direct
 - PWR_x: VDDx
 - JP_VIN: open




New offset voltage generation scheme


Various monitoring and overwrite options

Title: Power Regulator		 Physikalisches Institut Universität Bonn Nufallee 12 53115 Bonn
Project: RD53B	Drawn by: HK	
Date: 04/11/2019	Revision: 1.0	
Time: 10:02:50	Sheet 4 of 4	
File: Power.SchDoc		

RD53B SCC Layout

- 6 layer, 100 μm PCB technology (RD53A SCC was 150 μm)
- Supports both ATLAS and CMS Chip size
 - ATLAS: 20.1 mm x 21.1 mm
 - CMS: 21.7 mm x 18.7 mm
- Optimized routing to improve SI
 - No vias in CMD traces, moved termination closer to chip
 - Removed configuration jumpers in data output (GTX) lines
 - Removed TH testpoints on GTX and CMD lines
 - Added solder mask opening for high-speed probe attach on all data lines
 - Did not foresee any jumper in CMD line for command forwarding test to avoid impact on SI, use external DP-SMA adapter instead
- Power configuration
 - Replaced std. pin headers for power configuration with solder jumpers
- Decreased PCB wirebond landing pad pitch from 300 μm to 200 μm
- Changed SMD footprint for voltage setting resistors from 0402 to 0603 for easier replacement/modification






RD53B Wire Bond Details

- Wire bond pad dimensions
 - Size increased from 58 μm x 86 μm to 68 μm x 101 μm
 - Pitch stayed the same (100 μm)
- 198 pads (like RD53A)
 - 193 pads used in total, all connected on SCC
 - 179 pads used on module (no monitoring & debugging)
- Placed non used pads between parallel power wire bonds and fan-out section of the signal wire bonds to reduce overlap
- Complete IO pad list:
<https://docs.google.com/spreadsheets/d/15JYR5KCmM0jfU1Jq1TeINLomZKa2B-XgKmDgdxv1aPA>

RD53B SCC Wire Bond Diagram



↓: VOID WB pad

×: WB not used on module