



Machine Learning at 40 MHz with hls4ml



Adrian Alan Pol¹, Dylan Sheldon Rankin², Javier Mauricio Duarte³, Jennifer Ngadiuba⁴, Katya Govorkova¹, Maksymilian Graczyk⁵, Maurizio Pierini¹, Nhan Tran⁴, Nicolo Ghielmetti¹, Philip Coleman Harris², Sioni Paris Summers¹, Thea Aarrestad¹, Vladimir Loncar¹, Zhenbin Wu⁶ ¹ CERN, ² MIT, ³ UC San Diego, ⁴ Fermilab, ⁵ Imperial College, ⁶ University of Florida



Motivation CMS experiment trigger pipeline 1 KHz

- Deploy ML algorithms very early
- Challenge: strict latency constraints!

Features

On-chip weights (registers or block RAM)

Much faster access times → lower latency

User controllable trade-off between resource usage and latency/throughput


Tuned via "reuse factor"

Quantization with **QKeras**

Binary/Ternary <u>precision</u> support

Supported network architectures:

DNNs, CNNs, RNNs, GNNs




- Website: https://fastmachinelearning.org/hls4ml
- Code: https://github.com/fastmachinelearning/hls4ml
- Tutorial: https://github.com/fastmachinelearning/hls4ml-tutorial
- Papers: https://fastmachinelearning.org/projects.html

Model compression


Pruning

Removing weights with low impact (near-zero)



Quantization


Reduce the numerical precision of the model weights Post-training or quantization-aware training



FPGA porting

Example: digit classification with CNNs

- Street-view house numbers dataset (SVHN)
- Model architecture (~13k weights):



 Various configurations: Baseline Floating-point (BF), Baseline Pruned (BP), QKeras (Q) and QKeras Pruned (QP) models, the heterogeneously quantized models with AutoQ (AQ) and AutoQ Pruned (AQP)

Accuracy, resource consumption and latency for the Baseline Floating-point (BF) and Baseline Pruned (BP) models quantized to a bit width of 14, the QKeras (Q) and QKeras Pruned (QP) models quantized to a bit width of 7 and the heterogeneously quantized AutoQ (AQ) and AutoQ Pruned (AQP) models. The numbers in parentheses correspond to the total amount of resources used.

FPGA: Xilinx Virtex UltraScale+ VU9P

Model	Accuracy	DSP	LUT	FF	BRAM	Latency [cc]
BF 14-bit	0.87	93.2%	19.4%	3.4%	3%	$5.2\mu\mathrm{s}$
BP 14-bit	0.93	48.9%	12.3%	2.8%	3%	$5.2\mu\mathrm{s}$
Q 7-bit	0.94	2.5%	12.8%	1.5%	3%	$5.2\mu\mathrm{s}$
QP 7-bit	0.94	2.5%	9.4%	1.4%	3%	$5.2\mu\mathrm{s}$
AQ	0.88	1.0%	4.0%	0.6%	2%	$5.3 \mu \mathrm{s}$
AQP	0.88	1.0%	3.3%	0.6%	1%	$5.3 \mu \mathrm{s}$
	2					

Try it yourself

Installation: pip install hls4ml

Usage via Python API:

import hls4ml

my model = ... # build the model in Keras

my_config = hls4ml.utils.config_from_keras_model(my_model)

hls_model = hls4ml.converters.convert_from_keras_model(my_model, output_dir='my_hls_prj', hls_config=my_config)

report = hls model.build()

Usage via CLI:

hls4ml config --model my model.onnx --dir my hls prj --output my config.yml

hls4ml convert --config my config.yml

hls4ml build --project my_hls_prj --all

More information