

Design of a request/response buffering application for I/O intensive workloads

Florian Grötschla, Giovanna Lehmann Miotto, Roland Sipos



Overview

- 1. Detector readout challenges
- 2. Specification and design principles
- 3. Components and implementation details
- 4. Demonstration
- 5. Outlook



Readout challenges

- 1. Wide range of frontend electronics: TPC electronics, SiPM readout, pixel chips, etc.
- Variety of aggregator I/O devices: COTS servers, PCIe FPGA carrier boards, NICs, etc.
- 3. **Payload characteristics:** different arrival rate and payload size combinations (fixed/variable)
- 4. Quasi real-time performance: Requirement for high throughput (\sim 100GBit/s), low latency, and scalability



Frontends

TPC readout



SiPM readout



raw data

different rates and payload sizes





FPGA boards



NICs





Wednesday, 1st December 2021

Readout specification

- Support all possible front-end types: be agnostic about data rate and payload size
- Buffer received data for a specified/maximum amount of time
- Respond to data requests (with time-windows) \rightarrow Buffered data can be indexed to maintain search-ability
- In-flight data processing: Error and consistency checks with custom algorithms (e.g.: hit-finding) also supported
- · Persist data on command for requested time




Readout components

- **Readout Type**: A wrapper for the raw data that provides functionalities needed by the buffer and other components
- Latency Buffer: Provide data structure for data buffering and lookup mechanism of indexed data
- Frame Processor: Pre- and post-processing of raw input data
- Request Handler: Respond to data requests, handle recording
- **Readout Model**: Contains all other components, calls interface implementations and hands off resources (e.g.: buffer)



Dataflow diagram





Concepts and models

- Diverse set of frontends, having varied characteristics in payload arrival rate, size, and order
- Main goal: Avoid reimplementation and code duplication for different frontends
 - \rightarrow Keep the core functionalities fully generic
- Concepts: Well defined interfaces
- Models: Interchangeable implementations of the concepts



Latency buffers

- Stores data and provides lookup routine based on unique identifier (e.g.: timestamp) in frames
- Fixed rate queue: Offset calculation for lookup mechanism \rightarrow Implementation based on Folly lock-free queue
 - \rightarrow Extension with binary search capability
- Skiplist: Uses Folly concurrent skiplist for non-ordered data
- Memory allocation strategies supported: NUMA aware, aligned All implementations are interchangeable!



Frame Processor

- **Preprocessing pipeline:** Tasks can be registered to a sequence of operations that are executed for every payload
- **Parallel postprocessing:** One thread for every registered function is created that is fed with the payloads
- Preprocessing can change frame, postprocessing works on a constant pointer
- Postprocessing works directly on a pointer to the frame in the latency buffer, no extra copies are involved



Request handling

- Request handler threads deep-copy data from latency buffer
- Read-only, so handle them in parallel via thread pool
- Periodic cleanup thread removes old data from latency buffer
- Synchronize cleanup and requests to avoid interference
- Waiting requests: Postpone requests that are for not yet present data



Data recording

- High bandwidth requirement imposes optimized implementation (exploit kernel features like O_DIRECT)
- Use of boost streams and support for compression
- 2 recording modes are supported
 - · Deep-copy: From latency buffer to boost stream and writer
 - Zero-copy: From aligned latency buffers, directly to storage device






Demonstration

- The library is successfully integrated and used in different scenarios
 - With payload software emulators (fixed rate & size, variable rate & size)
 - With FPGA carrier boards (FELIX readout)
 - For the TPC readout of DUNE Vertical-Drift ColdBox (WIB frontend)
 - With NICs
 - For the photodector of ProtoDUNE-SP (SSP frontend)
- Successful tests of the recording implementations using different storage media



Performance snapshot

	Sacket Ø					
	Memory Channel Monitoring				temory Channel Monitor	ing
Her	Ch 0: Reads (HB/s): 4454.53			Men (h 0: Reads (MB/s):	352.79
	Writes(HB/s): 6023.58				Writes(HB/s):	689.02
	PMM Reads(MB/s) : 0.00				PHM Reads(MB/s) :	0.00
	PHH Writes(NB/s) 0.00				PHM Writes(NB/s)	0.00
- Men	Ch 1: Reads (HB/s): 4444.78			Non C	th 1: Reads (HB/s):	
	Writes(HB/s): 6004.42				Writes(HB/s):	685.341
	PHM Reads(MB/s) : 0.00				PHM Reads(MB/s) :	0.00
	PHM Writes(NB/s) : 0.00				PHH Writes(NB/s) :	0.00
- Max	Ch 2: Reads (HB/s): 4492.81			Nen C	Th 2: Reads (MB/s):	358.66
	Writes(HB/s): 6893.78				Writes(HB/s):	694.55
	PMM Reads(MB/s) : 0.00				PHM Reads(MB/s) :	0.00
	PHN Writes(NB/s) : 0.00				PHM Writes(MB/s) :	0.00
	Ch 3: Reads (H0/s): 4504.08			Nem C		341.93
	Writes(MB/s): 6058.51				Writes(HB/s):	688.36
	PHN Reads(MD/s) : 0.00				PHM Reads(M0/s) :	0.00
	PHM Writes(MB/s) : 0.00				PHM Writes(MB/s) :	0.00
				Hen C		341.65
	Writes(HB/s): 6139.37				Writes(HB/s):	687.56 ···
	PHN Reads(MB/s) : 0.00				PHM Reads(MD/s) :	0.00
	PHM Writes(M8/s) : 0.00				PHM Mrites(MB/s) :	0.00
				Hen C		336.30
	Writes(MB/s): 6039.47				Writes(HB/s):	683.22 ···
	PHN Reads(NB/s) 0.00				PHM Reads(MB/s) I	0.00
	PMM Writes(M8/s) : 0.00				PHH Writes(MB/s) :	0.00
	E 0 Men Read (H0/s) : 26955.02					2078.90
· N00						4128.05
					1 PMM Read (M8/s):	0.00
- NOC					1 PMH Write(H8/6):	0.00
					1.0 MM read hit rate	
NOC				MODE MODE	1.1 MM read hit rate	1.00
- NOL	E 0.2 MM read hit rate : 0.00			MODE		0.00
NOC						
	E 0 Memory (MB/s): 63314.15			NIOE	1 Memory (MB/s):	6206.95 ···
	System DRAM Read Throu		1		29833.92	
					29033.92 48487.18	
					40487.18	
	System PMM Read Throu System PMM Write Throu				0,00	
	System PMM write throu System Read Throu				29011.92	
	System Write Throu				40487,18	
	System Wenter Throu				69521.10	
	system memory inrou	and be		01211		



Server: 2S Intel Cascade Lake (Xeon(R) Gold 6242), 64 cores with 192GB RAM Left: memory I/O: < 60% bandwidth utilization, Right: total CPU load per socket: 50% Workload: Receiving at 166kHz x 5568 Bytes x 10 links = 8.6 GB/s and software hit finding



Recording performance



Left: same setup as before, Right: 3 consecutive recordings of 100 seconds each Writing 10 links (8.6GB/s) to a software RAID0 of 4 NVMe SSDs (Samsung 970 Pro 1TB)



Outlook

• Main focus is on **scalability** and **resource locality** studies \rightarrow Optimize CPU and memory bandwidth utilization via dynamic thread affinity balancers

 \rightarrow Improve performance on multi-socket systems, exploiting NUMA awareness and socket interconnect capabilities

 Integretation of the generic readout library into other DAQ software frameworks (e.g.: DAQling)





Modularity through templating

Readout for WIB

auto readout_model = ReadoutModel<</pre>

// Readout Type: WIB Struct
WIBSS,

// Request Handler

DefaultRequestHandlerModel<WIBSS,
 FixedRateQueueModel<WIBSS>>,

// Latency buffer

FixedRateQueueModel<WIBSS>,

// Frame Processor

WIBFrameProcessor>(run_marker); readout_model.init(args);

Readout for DAPHNE

auto readout_model = ReadoutModel<
 // Readout Type: DAPHNE Struct
 DAPHNESS,
 // Request Handler
 DAPHNEListRequestHandler,</pre>

// Latency buffer

SkipListLatencyBufferModel<DAPHNESS>,

// Frame Processor

DAPHNEFrameProcessor>(run_marker); readout_model.init(args);

