

## Overview of hls4ml project





# Challenges in LHC

At the LHC proton beams collide at a frequency of 40 MHz

Extreme data rates of O(100 TB/s)

"Triggering" - Filter events to reduce data rates to manageable levels





#### **DATA FLOW**

O(10<sup>8</sup>) sensors

Producing 100s TB/s of data



#### **DATA FLOW**

40 MHz in / 100 KHz out  $\Rightarrow$  absorbs 100s TB/s

Trigger decision to be made in  $\sim 10 \ \mu s$ 

FPGAs / Hardware implemented



#### **DATA FLOW**

100 KHz in / 1 KHz out  $\Rightarrow$  ~ 500 KB/event

Processing time ~ 300 ms

Software implemented on CPUs



Software implemented on CPUs



**Deploy ML algorithms very early** 

Challenge: strict latency constraints!

# **Field-Programmable Gate Array**

Reprogrammable integrated circuits

Configurable logic blocks and embedded components

- Flip-Flops (registers)
- LUTs (logic)
- DSPs (arithmetic)
- Block RAMs (memory)

Massively parallel

Low power

Traditionally programmed with VHDL and Verilog

High-Level Synthesis tools

- Use C,C++, System C



# high level synthesis for machine learning

User-friendly tool to automatically build and optimize DL models for FPGAs:

- Reads as input models trained with standard DL libraries
- Uses Xilinx HLS software
- Comes with implementation of common ingredients (layers, activation functions, binary NN ...)





#### On-chip weights

- Much faster access times
- For longer latency applications, weights storage in on-chip block memory is possible
- No loading weights from external source (e.g. DDR, PCIe)
- Not reconfigurable without reprogramming device

User controllable trade-off between resource usage and latency/throughput

- Tuned via "reuse factor"

Fully extensible through API

- Custom layers, custom HLS code, user-defined model transformations...



Compression: Drop unnecessary weights (zero or close to zero) to reduce the number of DSPs used Parallelization (reuse): Control the inference latency versus utilization of FPGA resources Quantization: Reduce precision of the calculations





Iterative parameter pruning and retraining with L<sub>1</sub> regularization

- Train the model with  $L_1$  regularization
- Remove the weights falling below a certain percentile
- Retrain the model again with L<sub>1</sub> regularization, constraining the previously pruned weights to remain zero





Big reduction in DSP usage with pruned model Approximately the same latency (~75ns)

#### 70% compression ~ 70% fewer DSPs



<40,6>

hls ml : reuse factor

A handle to control resource usage and latency

- Can be specified per-layer

**Reuse = 1**: Fully unroll everything

- Fastest, most resource intensive

**Reuse > 1**: reuse one DSP for several operations

- Increases latency, but uses less resources







Reusing the multipliers introduces additional latency

Initiation interval scales with the reuse factor



Use lower-precision data types for calculations

- Avoid integer overflows, scan fractional bits until reaching optimal performance
- Quantify the performance of the classifier with AUC and compare with AUC achieved by 32-bit floating point data type



Fixed-point precision







AUC

SUC





Supported architectures:

- MLP
  - Numerous activation functions
  - Support for very large layers



WIP

- Binary and Ternary MLP
  - 1- or 2-bit precision with limited loss of performance
  - Computation without using DSPs, only LUTs
- Convolutional NNs
  - 1D and 2D with pooling
  - Currently limited to very small layers
- Other:
  - Batch normalization
  - Merge layers (concatenation, addition, subtraction etc)



### **Convolutional layers**

Support for "large" convolutional layers



- Express convolution as matrix multiplication
- im2col algorithm
- Reuse "large" matrix multiplication algorithm from MLP
- Quantized (binary and ternary) weights

### Depthwise separable convolution

- First step: depthwise convolution
- Second step: pointwise convolution
- For 3x3 kernels this can yield 8-9 times less multiplications

Credit: Jennifer Ngadiuba, Sioni Paris Summers







#### Boosted decision trees



- BDTs have been popular for a long time in HEP reconstruction and analysis
- Suitable for highly parallel implementation in FPGAs
- Implementation in hls4ml optimised for low latency
- No 'if/else' statement in FPGAs  $\rightarrow$  evaluate all options and select the right outcome
  - Compare all features against thresholds, chain together outcomes to make the 'tree'

Test for model with 16 inputs, 5 classes, 100 trees, depth 3 on VU9P FPGA:

- 4% LUTs, 1% FFs (0 DSPs, 0 BRAMs)
- 25 ns latency with II=1

Credit: Sioni Paris Summers



Recurrent neural networks **Q4 2019** 

- Simple RNN, LSTM, GRU

Two implementations:

- Fully unrolled:
  - Latency optimized with II=1
  - Large resource usage
- Static: same resources used for weights and multiplications
  - N (N=latency of layer) copies can go through at the same time
  - Latency is larger and II limited to clock time for each layer

Supports small networks  $\rightarrow$  scale it up using "large" matrix multiplication algorithm

#### **Fully unrolled**





Credit: Phil Harris, Nhan Tran, Richa Rao



Graph networks (HEP.TrkX GNN)



• Natural solution for reconstructing the trajectories of charged particles



Preliminary implementation:

- Implemented as an HLS project, not supported in conversion tools
- Successfully tested a small example with 4 tracks, 4 layers
- Major effort required to scale up to larger graphs

Credit: Javier Duarte and Kazi Asif Ahmed Fuad



### Graph networks (GarNet) H1 2020

- Distance-weighted GNN capable of learning irregular patterns of sparse data
- Suitable for irregular particle-detector geometries
- Early stage of HLS implementation



Credit: Abhijay Gupta, Yutaro Iiyama, Jan Kieseler and Maurizio Pierini



### Multi-FPGA inference



- Main idea: place layers onto multiple FPGAs and pipeline the execution

#### Leverage Galapagos framework (<u>https://github.com/tarafdar/galapagos</u>)

- "...a framework for creating network FPGA clusters in a heterogeneous cloud data center."
- Given a description of how a group of FPGA kernels are to be connected, creates a ready-to-use network device
- Possible to use MPI programming model



Credit: Naif Tarafdar, Phil Harris



### Training on FPGAs



- Build on top of multi-FPGA idea

Use synthetic gradients (SG) to remove the update lock

- Individual layers to learn in isolation

Train SGs by another NN

- Each SG generator is only trained using the SGs generated from the next layer
- Only the last layer trains on the data



Input



Autoencoders

Alternate HLS implementations

- Intel HLS
- Mentor Catapult HLS

Inference engine for CPUs based on hls4ml

- Targeting integration into CMSSW

Probably more...

## Conclusions

**hls4ml** - software package for translation of trained neural networks into synthesizable FPGA firmware

- Tunable resource usage latency/throughput
- Fast inference times, O(1µs) latency

More information:

- Website: https://hls-fpga-machine-learning.github.io/hls4ml/
- Paper: https://arxiv.org/abs/1804.06913
- Code: https://github.com/hls-fpga-machine-learning/hls4ml

