Simple Pattern Matching Algorithm for DAQ using FPGA

Students: Benjamin Gartner, Matteo Dietz

Supervisors: Petr Zejdl, Emilio Meschi, Dominique Gigi

What we did

- Combinatorial Logics (Logic Gates: OR, AND, etc…)
- Boolean Algebra
  - Adding
  - Subtraction
  - Negative Number Representation
- Sequential Logics (Flip-Flops)
  - Shift Registers
  - Counters, Clock speed division
  - Zig-Zag
- FPGA internals
- Pattern Matching Algorithms

FPGA

Field Programmable Gate Array:

- integrated circuit (IC) to which a logic circuit can be uploaded
- wide range of applications
- fast signal processing
- easy to make subsequent adjustments to implemented functionalities
- prototyping for application-specific integrated circuit (ASIC) development



Binary Adder & Subtractor



Shift Register

Integer
Multiplication and
Integer Division by 2



Output

Example for right shift

1010 (10)

0101 (5)

0010 (2)

0001 (1)

0000 (0)

Counter

Zig-Zag

Zig-Zag

Advanced left and right shifter



Designing a Pattern Matching Algorithm using FPGA

Quick Introduction to Data Acquisition



- Signal from a detector which is captured whenever it exceeds a certain threshold
- Amplification of the signal
- Analog to digital conversion
- Additional digital processing
  (digital filters: e.g. **pattern matching**)
- Storing

Flash Analog to Digital Conversion



binary code

V_{in}/V_{ref}	Comparison results	Encoded form
<1/6	000	00
1/6≤ <3/6	001	01
3/6≤ <5/6	011	10
5/6≤	111	11

Encoder Input

CMS Particle Trajectory Detection



Track finder Emulator





Concept of the final Algorithm

Expected Position of Particle **Actual Position of Particle**

```
54  if left_flag = '1' then
55  mask_nxt_row(8 downto 0)      <= Actual_position(8 downto 0) OR Actual_position(9 downto 1);
56  mask_nxt_row(9)               <= Actual_position(9);
57
58  elsif right_flag = '1' then
59  mask_nxt_row(9 downto 1)      <= Actual_position(9 downto 1) OR Actual_position(8 downto 0);
60  mask_nxt_row(0)               <= Actual_position(0);
61
62  else
63  mask_nxt_row(9)               <= Actual_position(9) OR Actual_position(8);
64  mask_nxt_row(8 downto 1)      <= Actual_position(8 downto 1) OR Actual_position(7 downto 0) OR Actual_position(9 downto 2);
65  mask_nxt_row(0)               <= Actual_position(0) OR Actual_position(1);
66  end if;
67
68
69  end process;
70
71
72  mask_left_nxt_row(9)              <=  '0';
73  mask_left_nxt_row(8 downto 0)     <=  Actual_position(9 downto 1);
74
75  mask_right_nxt_row(0)             <=  '0';
76  mask_right_nxt_row(9 downto 1)    <=  Actual_position(8 downto 0);
77
78
79  end behavioral;
```

Left Curving Particle

Right Curving Particle

No curvature yet detected

PMA Simulation




Cyclone® II FPGA Starter Board
ALTERA
Track finder
Emulator
ISOTDAQ


NEC