Cocotb: a Python-based digital logic verification framework

Ben Rosser

University of Pennsylvania

December 10, 2019





Ben Rosser (Penn)


• Cocotb is a library for digital logic verification in Python.

- Coroutine cosimulation testbench.
- Provides Python interface to control standard RTL simulators (Cadence, Questa, VCS, etc.)
- Offers an alternative to using Verilog/SystemVerilog/VHDL framework for verification.
- At Penn, we used cocotb to verify ITk Strips ASICs (HCCStar and AMAC).
 - We found it to be a very powerful tool for verification!
 - Would highly recommend using cocotb for other projects.
- This talk: part of a seminar I gave at CERN (https://indico.cern.ch/event/776422/):
 - What cocotb is, what its name means, and how it works.
 - What are the potential advantages of cocotb over UVM or a traditional testbench?
 - What has Penn's experience been like using cocotb?


- Why not just use Verilog or VHDL for verification?
 - Hardware description languages are great for designing hardware or firmware.
 - But hardware design and verification are different problems.
 - Using the same language for both might not be optimal.
 - Verification testbenches are **software**, not hardware.
 - Higher level language concepts (like OOP) are useful when writing complex testbenches.
- Two possible ways to improve the situation:
 - Add higher level programming features to a hardware description language.
 - Use an existing general purpose language for verification.
- SystemVerilog is the first approach: simulation-only OOP language features.
- UVM (Universal Verification Methodology) libraries written in SystemVerilog.
- UVVM is a similar VHDL library; less familiar with it.

Verification using SystemVerilog/UVM

- But SystemVerilog is complicated: spec is 1000+ pages! Language has 221 keywords vs. C++'s 83.
- UVM is even more complicated (over 300 classes). Lots of ways to do the same thing.
- Grad students unlikely to have prior SystemVerilog or UVM experience; takes a while to get up to speed.



http://www.fivecomputers.com/ language-specification-length.html




UVM class hierarchy, taken from tutorial: https://www.youtube.com/watch?v=NlUii8N-VXc

Ben Rosser (Penn)

- The SV/UVM approach is powerful, but complicated.
- cocotb's developers, Chris Higgs and Stuart Hodgson, tried a different approach:
 - Keep the hardware description languages for what they're good at- design!
 - Use a high-level, general purpose language for developing testbenches.
 - Object oriented programming is much more natural in general purpose languages!
- They picked **Python** as their language of choice:
 - Python is simple (only 23 keywords) and easy to learn, but very powerful.
 - Python has a large standard library and a huge ecosystem; lots of existing libraries.
 - Python is well documented and popular: lots of resources online.
- For Penn's purposes, Python was good for another reason:
 - Verification tasks being given to graduate students (e.g. as qualification tasks).
 - All ATLAS grad students and postdocs should know at least some Python!

Cocotb: Basic Architecture

- How does cocotb work?
- Design under test (DUT) runs in standard simulator.
- cocotb provides interface between simulator and Python.
- Uses Verilog Procedural Interface (VPI) or VHDL Procedural Interface (VHPI).
- Python testbench code can:
 - Reach into DUT hierarchy and change values.
 - Wait for simulation time to pass.
 - Wait for a rising or falling edge of a signal.



Basic Example - RTL and Python

Let's walk through an example of cocotb, for a simple MUX design.

```
// example_mux.v
// MUX taken from HCCStar design (ITk Strips)
module example_mux(
   output wire we_lp_muxed_o,
   input wire readout_mode_i,
   input wire L0_i,
   input wire we_lp_i
);
```

```
// Switch between inputs depending on
// value of readout mode.
assign we_lp_muxed_o =
    readout_mode_i ?
    LO_i : we_lp_i;
endmodule
```

```
# mux_tester.py
import cocotb
from cocotb.triggers import Timer
from cocotb.result import TestFailure
```

```
@cocotb.test()
def mux_test(dut):
    dut.LO_i <= 0
    dut.we lp i <= 0</pre>
```

```
dut.readout_mode_i <= 1
dut.LO_i <= 1
yield Timer(1, "ns")
if dut.we_lp_muxed_o != 1:
   raise TestFailure("Failure!")</pre>
```

```
dut.readout_mode_i <= 0
yield Timer(1, "ns")
if dut.we_lp_muxed_o != 0:
    raise TestFailure("Failure!")</pre>
```

Ben Rosser (Penn)

Basic Example - Python Annotated

- A few key points in the testbench code:
- @cocotb.test() decorator declares a function as a test.
- The variable dut represents the hierarchy.
- dut.L0_i <= 0 is shorthand to assign to a RTL variable (dut.L0_i.value = 0).
- yield Timer(1, "ns") waits 1 ns for the simulator to advance.
- raise TestFailure fails the test if the MUX is not working.

mux_tester.py import cocotb from cocotb.triggers import Timer from cocotb.result import TestFailure

```
@cocotb.test()
def mux_test(dut):
    dut.L0_i <= 0
    dut.we_lp_i <= 0</pre>
```

```
dut.readout_mode_i <= 1
dut.L0_i <= 1
yield Timer(1, "ns")
if dut.we_lp_muxed_o != 1:
   raise TestFailure("Failure!")</pre>
```

```
dut.readout_mode_i <= 0
yield Timer(1, "ns")
if dut.we_lp_muxed_o != 0:
    raise TestFailure("Failure!")</pre>
```

• Cocotb projects each need a Makefile to specify which files to include in simulation. Below is a Makefile for the above example.

```
SIM ?= ius
```

```
MODULE = mux_tester
TOPLEVEL = example_mux
TOPLEVEL_LANG ?= verilog
```

```
EXTRA_ARGS =
```

```
VERILOG_SOURCES = $(PWD)/example_mux.v
VHDL_SOURCES =
```

```
include $(shell cocotb-config --makefiles)/Makefile.inc 
include $(shell cocotb-config --makefiles)/Makefile.sim
```

- MODULE, TOPLEVEL control which Python, RTL module to instantiate.
- TOPLEVEL_LANG can be Verilog or VHDL.
- EXTRA_ARGS allows extra arguments to be passed to simulator.
- SIM sets which simulator to use; ius is Cadence.
- VERILOG_SOURCES and VHDL_SOURCES:
 MTL files to include.

Running the Example

How do you actually run this? Just type make! The simulator will start and run the tests.

0.00ns INF0 0.00ns INF0 0.00ns INF0 0.00ns INF0 0.00ns INF0 0.00ns INF0 3.00ns INF0 3.00ns INF0 3.00ns INF0	Running on ncsim(64) version 15.20-s046 Python interpreter initialised and cocotb loaded! Running tests with Cocotb v1.0.1 from /tape/cad/cocotb/cocotb-20171128 Seeding Python random module with 1544025098 Found test mux_tester.mux_test Running test 1/1: mux_test Starting test: "mux_test" Description: None Test Passed: mux_test Passed 1 tests (0 skipped)	
3.00HS INFO	** TEST PASS/FAIL SIM TIME(NS) REAL TIME(S) RATIO(NS/S) **	


	** mux_tester.mux_test PASS 3.00 0.00 1005.35 **	
3.00ns INFO	**************************************	*****
	** EKKUK5 : 0	
	** SIM TIME : 3.00 NS ** REAL TIME : 0.01 S	** **
	** SIM / REAL TIME : 335.53 NS/S	**
	***************************************	*****
3.00ns INFO Simulation comple ncsim> exit	Shutting down te via \$finish(1) at time 3 NS + 0	

Ben Rosser (Penn)

- Design and testbench simulated independently: this is cosimulation.
- Communication through VPI/VHPI interfaces, represented by cocotb "triggers".
- When the Python code is executing, simulation time is not advancing.
- When a trigger is yielded, the testbench waits until the triggered condition is satisfied before resuming execution.
- Available triggers include:
 - Timer(time, unit): waits for a certain amount of simulation time to pass.
 - Edge(signal): waits for a signal to change state (rising or falling edge).
 - RisingEdge(signal): waits for the rising edge of a signal.
 - FallingEdge(signal): waits for the falling edge of a signal.
 - ClockCycles(signal, num): waits for some number of clocks (transitions from 0 to 1).

Including RTL in a Testbench

- Important point: it is still possible to have RTL components of testbench!
- Simply write a Verilog or VHDL "wrapper" top-level:
 - Instantiate the actual design being tested, along with other components for testing.
 - Modify TOPLEVEL in Makefile to point at the wrapper.
- Must use trigger interface to communicatenot possible to directly call procedures.
- But still useful for low-level pieces of testing, or assertions, or to include existing code.



- Cocotb can be used for post-synthesis simulations too!
- Can use the wrapper approach to load timing constraints (SDF) files on demand.
- Example: post-synthesis simulation can be launched with make SIM_MODE=synthesis.
- Makefile has been modified to check this variable when deciding what to do.

```
module Wrapper();
initial begin
`ifdef USE_SYN_SDF
$sdf_annotate("timing.sdf",
Wrapper.DUT,
"",
"sdf.log");
`endif
end
// Declare DUT.
endmodule
```

Coroutines

- Cocotb uses a cooperative multitasking architecture.
- Tests can call other methods and functions, just like normal Python.
- If those methods want to consume simulation time, they must be coroutines.
- In cocotb, coroutines are just functions that obey two properties.
- Decorated using the @cocotb.coroutine decorator.
- Contain at least one yield statement, yielding another coroutine or trigger.
- Coroutines can be **forked** in order to run in parallel.

```
import cocotb
from cocotb.triggers import RisingEdge
```

```
@cocotb.coroutine
def test_helper(dut):
    dut.member <= 1
    yield RisingEdge(dut.clk)</pre>
```

```
@cocotb.test()
def test(dut):
    yield test_helper(dut)
```

Advanced Coroutine Usage

- Forking coroutines allows creation of equivalent to RTL **always block**.
- Unlike always blocks: it is possible to join (or kill) a forked coroutine.
- Calling .kill() will halt a coroutine immediately. .join() returns trigger that blocks until coroutine finishes.
- The always_block coroutine never returns, but we can yield a **list of coroutines** to add a timeout: testbench blocks until one of the coroutines in the list finishes.

import cocotb from cocotb.triggers import RisingEdge, Timer

```
@cocotb.coroutine
def always_block(dut):
    while True:
        yield RisingEdge(dut.clk)
        # Do something.
```

```
@cocotb.test()
def test(dut):
    # Start clock.
    thread = cocotb.fork(always_block(dut))
    yield [thread.join(), Timer(100, "ns")]
```

Coroutines and Classes

- Here's a very simple example of how to build a driver using coroutines.
- Uses a Python class (SimpleDriver).
- Once the drive function starts, on every clock it sets a port on the DUT equal to self.value.
- This flag can then be set from the test, outside the coroutine.
- Contrived example; a more sophisticated driver could implement a serial protocol, or have a built-in queue for commands.
- Example of how to build up more complex testbenches!

import cocotb from cocotb.triggers import RisingEdge, FallingEdge

class SimpleDriver:


```
def __init__(self, dut):
    self.dut = dut
    self.value = 0
```

```
@cocotb.coroutine
def drive(self):
    while True:
        yield RisingEdge(self.dut.clk)
        self.dut.data <= self.value</pre>
```

```
@cocotb.test()
def test(dut):
    driver = SimpleDriver(dut)
    cocotb.fork(driver.drive())
    yield FallingEdge(dut.clk)
    driver.value = 1
```


Experience with Cocotb on ITk Strips

- Used cocotb to build testbenches for ITk Strips readout ASICs (HCCStar and AMAC).
- Easy for postdocs and students to contribute in Python.
- Can build complex testbenches: while SystemVerilog has object oriented features, Python is much more flexible.
- Easy to use external tools like PyROOT or numpy/scipy/matplotlib.
- For ITk verification: produced monitoring plots from inside testbench.



- Example plot from a run of the ITk strips testbench.
- Response time for strips module to L1 trigger.

- One issue we ran into: low upstream activity.
- In 2017: cocotb community had been growing, but development stagnated.
- In late 2018: cocotb authors recruited more maintainers from the community.
- ATLAS engineer Tomasz Hemperek (from Bonn) is one of the new maintainers!
- Development much healthier. Version 1.1 released in January, version 1.2 in July.




- VPI/VHPI is a "standard", but every simulator has its own quirks.
- Two Cadence specific issues that we encountered:
 - Cadence has some problems triggering on signals through VHPI, though mixed-language simulations appear to work.
 - Cadence also crashed when we tried to load pyROOT: it worked fine in Questa. We used numpy/scipy/matplotlib instead.
- How can you pass configuration to the testbench?
 - We ended up with a large Makefile- around 200 lines long! Heavy use of environment variables in Makefile and Python code.
 - Several different make targets for different simulation setups.
 - cocotb-test is a work-in-progress extension to replace Makefiles with more Python.

• Cocotb is a powerful tool for verification in a high-level programming language:

- More powerful than a traditional Verilog testbench.
- Easier to get started with than a SystemVerilog or UVM testbench.
- More details on cocotb and Penn experience with it in backup slides.
- Cocotb resources:
 - Cocotb project repository: https://github.com/potentialventures/cocotb
 - Official cocotb documentation: https://cocotb.readthedocs.io/en/latest/
 - Mailing list: https://lists.librecores.org/listinfo/cocotb
 - Other talks given about cocotb:
 - https://github.com/potentialventures/cocotb/wiki/Further-Resources
 - Lots of examples can be found in the documentation and repository!




- But as a result, SystemVerilog is a very complicated language.
- The SystemVerilog spec is over a thousand pages!
- Language has 221 keywords; compare to C++'s 83.
- Powerful, but takes a while to learn.
- Grad students unlikely to have prior SystemVerilog experience.



http://www.fivecomputers.com/ language-specification-length.html

- UVM has similar complexity issues.
- There are over 300 classes in UVM.
- Lots of ways to do the same thing.
- Again, very powerful, but very difficult to get started.
- My personal experience:
 - Followed online tutorials for a few weeks, but barely scratched the surface.
 - Found official documentation a bit lacking.
 - Tried using Doulos resources on UVM, but this only took me so far.



UVM class hierarchy, taken from tutorial: https://www.youtube.com/watch?v=NlUii8N-VXc

Cocotb Details

Modifying the Hierarchy

- Since Python and RTL are co-simulated, easy to reach into the hierarchy.
- The Python testbench can read or change the value of any internal signal.
- Makes simulation of single event upsets very simple!
- Example shows how value of internal signal could be read (and changed).

```
import cocotb
from cocotb.triggers import RisingEdge
```

```
@cocotb.test()
def test(dut):
    yield RisingEdge(dut.clk)
```

```
# Access value of internal signal.
current = int(dut.submodule.important.value)
```

```
# Change it, see what happens!
dut.submodule.important <= (not current)
yield RisingEdge(dut.clk)</pre>
```

Forking Coroutines

- Coroutines can be yielded, but they can also be **forked** to run in parallel.
- This allows the creation of something like a Verilog always block.
- Key to creating complex testbenches: start up monitors, run them in the background.

module tb;

wire clk;

```
always @(posedge clk) begin
    // Do something.
end
```

endmodule

```
import cocotb
from cocotb.triggers import RisingEdge
```

```
@cocotb.coroutine
def always_block(dut):
    while True:
        yield RisingEdge(dut.clk)
        # Do something.
```

```
@cocotb.test()
def test(dut):
    # Start clock.
    thread = cocotb.fork(always block(dut))
```

- Unlike always blocks, it is possible to join a forked coroutine.
- Calling .join() returns a trigger that can be yielded.
- Will wait until the coroutine finishes executing.
- Also possible to kill a coroutine immediately by calling .kill().

```
import cocotb
from cocotb.triggers import RisingEdge, Timer
```

```
@cocotb.coroutine
def always_block(dut):
    while True:
        yield RisingEdge(dut.clk)
        # Do something.
```

```
@cocotb.test()
def test(dut):
    # Start clock.
    thread = cocotb.fork(always_block(dut))
    yield thread.join()
```

- For building complex testbenches: necessary to pass information between forked coroutines.
- A couple different ways to do this: can use the Event() trigger:
 - A coroutine can yield event.wait() to block until another coroutine calls event.set().
 - Data can be passed between coroutines by setting event.data.
- A simpler way: **use classes**:
 - Functions in classes can be made coroutines and forked.
 - The class will be accessible from both the main and the forked coroutine.
- Combining these techniques: can create advanced testbench components like drivers, monitors.

Coroutines and Classes

- Here's a very simple example of how to build a driver using coroutines.
- Uses a Python class (SimpleDriver).
- Once the drive function starts, on every clock it sets a port on the DUT equal to self.value.
- This flag can then be set from the test, outside the coroutine.
- Contrived example; a more sophisticated driver could implement a serial protocol, or have a built-in queue for commands.
- Example of how to build up more complex testbenches!

import cocotb from cocotb.triggers import RisingEdge, FallingEdge

class SimpleDriver:


```
def __init__(self, dut):
    self.dut = dut
    self.value = 0
```

```
@cocotb.coroutine
def drive(self):
    while True:
        yield RisingEdge(self.dut.clk)
        self.dut.data <= self.value</pre>
```

```
@cocotb.test()
def test(dut):
    driver = SimpleDriver(dut)
    cocotb.fork(driver.drive())
    yield FallingEdge(dut.clk)
    driver.value = 1
```


Aside: The ITk Strips Project

- Penn's engineering group is involved with the ATLAS ITk Strips upgrade project:
 - Brand-new inner tracker for the HL-LHC, scheduled to be installed in 2026.
 - The ITk Strips TDR (public): https://cds.cern.ch/record/2257755
- We are helping design, build, and test the front-end readout electronics.
- Each strips module will have several custom ASICs for readout, control, and monitoring.




ITk Strips ASICs

- Three ASICs being designed:
- **ABCStar** (ATLAS Binary Chip): reads in hits from the sensors and clusters them. Responds to readout commands.
- HCCStar (Hybrid Control Chip): controls a group of ABCStars (a "hybrid") and combines their outputs into a single data stream.
- **AMACv2** (Autonomous Monitor And Control): one per module, sits on the power board.
- Penn heavily involved in the last two.




- Rough block diagrams of the hybrid, containing HCCStar and two ABCStars.
- Other groups responsible for verification of the ABCStar.
- Penn responsible for verification of the HCCStar.
- Additional verification goal: simulate both chips together.



"Star network" architecture; ABCs talk directly to HCC.

ITk Strips: AMACv2


- Penn responsible for design and verification of the AMAC as well.
- Rough block diagram of the AMACv1; Penn began work on new AMACv2 in August 2017.
- Many more analog blocks than the HCCStar.



- We began HCCStar verification in the spring of 2017.
- Considered what approach to adopt for verification:
 - Wanted to use something more sophisticated than a traditional Verilog testbench.
 - Considered UVM: found it very powerful, but difficult to get started.
 - Decided to look for alternatives before embracing UVM.
- Bill Ashmanskas and I discovered cocotb! Seemed to be what we were looking for:
 - Easier to get students and postdocs involved, due to familiarity with Python.
 - Much simpler to get started in comparison to UVM.
 - Supported the Cadence Incisive simulator (which we were using for this project).


- Began by writing simple unit tests for existing HCCStar blocks; slowly built up more complex testbench structures over the summer of 2017.
- Used Python classes for testbench components, like monitors and drivers.
- Used libraries (bitarrayandbitstring) for manipulating fixed length bit vectors.
- Used numpy and scipy libraries to generate random data.
- Created Python models of data flow to check the ASIC against the specification.
- Used a similar approach to do AMACv2 verification in fall of 2017.
- Once the AMAC design was submitted in mid-October, work resumed on the HCCStar.

Complete HCCStar Verification



- Rough sketch of HCC Testbench.
- Light blue blocks written in Python.


- By early 2018, had built up complete HCCStar testbench.
- Wrote Python implementation of communications protocols.
- Wrote Python model of ABCStar to produce physics data in response to commands.
- All tests made to be self-checking; mismatches between expected, actual outputs automatically flagged.



- Important goal: simulate HCCStar with RTL version of ABCStar!
- Designed testbench so that Python or RTL ABCStars could be used.
- Ended up with more complex makefile to handle multiple cases:
 - Different make targets to start different types of simulations.
 - Could switch between hybrid and standalone top-level block.
 - Could also switch between hybrid and standalone testbench.

• We found bugs that the ABCStar verification (SystemVerilog without UVM) missed!

- Hybrid verification also included simulations of realistic operating conditions.
- Trigger rate, expected occupancy, and runtime could all be configured.
- Simulations were sometimes ran for several days- caught several rare problems!
- Used matplotlib library to produce performance plots from inside the testbench.



- Example plot from a run of the hybrid testbench.
- Shows how long it takes for the system to respond to a readout request.

Continuous Integration and Code Coverage

- Ran all our tests nightly using Continuous Integration (CI) system.
- cocotb test results stored in XML file; wrote script to process this.
- Also generated coverage reports; Coverage data (and monitoring plots!) available online: http://www.hep.upenn.edu/asic_CI/

Coverage Summary Report, Instance-Based														
Top Level Burnmary Instance name: HCGdar Uppe name: HCGdar														
Coverage Summary Report, Instance-Based														
Overall Average	Overall Covered Block		Average	Block Co	Block Covered		Expression Average			Toggle Average	Toggle Covered	Fsm Average	Fsm Covered	name
74.98%	36.10% (39451/1092	/109273) 92.95%		75.54% (75.54% (9841/13028)		58.42%		6 (1570/3260)	66.04%	30.14% (27930/92661)	49.38%	33.95% (110/324)	Cumulative
Overall	Overall Covered	Bloc	k	Expression	ression Toggle		Fsm		Fsm Covered	name				
50.84%	50.84% (574/1129)	29) n/a n		n/a	50.84% (574/		(1129) n/a		n/a	Colf				

Coverage of immediate sub-instances:

Overall Average	Overall Covered	Block Average	Block Covered	Expression Average		Toggle Average	Toggle Covered	Fsm Average	Fsm Covered	name
87.50%	<u>85.71% (6/7)</u>	100.00%	100.00% (3/3)	n/a	n/a	<u>75.00%</u>	75.00% (3/4)	n/a	n/a	cikdiv_0
99.43%	97.14% (34/35)	100.00%	100.00% (24/24)	n/a	n/a	90.91%	90.91% (10/11)	n/a	n/a	pg_counter
100.00%	100.00% (8/8)	100.00%	100.00% (3/3)	n/a	n/a	100.00%	100.00% (5/5)	n/a	n/a	bc_arstb
100.00%	100.00% (8/8)	100.00%	100.00% (3/3)	n/a	n/a	100.00%	100.00% (5/5)	n/a	n/a	bc_regrstb
100.00%	100.00% (8/8)	100.00%	100.00% (3/3)	n/a	n/a	100.00%	100.00% (5/5)	n/a	n/a	bc_logrstb
100.00%	100.00% (8/8)	100.00%	100.00% (3/3)	n/a	n/a	100.00%	100.00% (5/5)	n/a	n/a	bc_seurstb

- Overall, the cocotb approach to verification was very successful.
- Easy for myself, postdoc Jeff Dandoy, and grad student Joe Mullin to get involved.
- Wrote many tests for the HCCStar, hybrid, and AMAC simulations since last fall:
 - 84 tests for the HCCStar.
 - 32 tests for the hybrid (HCCStar and ABCStar).
 - **30** tests for the AMAC.
- Many critical issues were found and fixed!
- According to JIRA, **65 tickets** relevant to the HCCStar of varying severity have been resolved. (More bugs were reported in person or via email, so this is a lower bound).
- Continuous integration helped us catch lots of problems as they happened.

- Were there any problems with the cocotb approach to verification?
- Biggest obstacle we ran into: low upstream activity.
- The cocotb community has been growing, but development had stagnated.
- We quickly ended up depending on a few unofficial patches to fix bugs.
- Some newer features were missing from cocotb documentation; we sometimes had to look at the source code to learn things.
- Were able to make things work, but concerning for long-term health of the project.
- Good news: this has been improving over the last few months!

- Several new maintainers appointed.
- One of them is an ATLAS member! Tomasz Hemperek, from the University of Bonn.
- New community development guidelines agreed upon.
- A lot of recent activity working through the backlog of issues and patches.

November 10, 2018 – December 10, 2018





Excluding merges, **9 authors** have pushed **19** commits to master and **20 commits** to all branches. On master, **55 files** have changed and there have been **886 additions** and **548** deletions.



https://github.com/potentialventures/cocotb/pulse/monthly