

# WORKSHOP ON PICO-SECOND TIMING DETECTORS FOR PHYSICS. Zurich. September 10th 2021














# STATUS OF DEVELOPMENT OF SAMPIC CHIPS AND MODULES

D. Breton<sup>2</sup>, C.Cheikali<sup>2</sup>, E. Delagnes<sup>1</sup>, H. Grabas<sup>3</sup>, O. Lemaire<sup>4</sup>, J. Maalmi<sup>2</sup>, P. Rusquart<sup>2</sup>, P. Vallerand<sup>2</sup>

- <sup>1</sup> CEA/IRFU Saclay (France)
- <sup>2</sup> CNRS/IN2P3/IJCLab Orsay (France)
- <sup>3</sup> Formerly CEA/IRFU Saclay (France)
- <sup>4</sup> Formerly CNRS/IN2P3/LAL Orsay (France)



This work has been initially funded by the P2IO LabEx (ANR-10-LABX-0038) in the framework « Investissements d'Avenir » (ANR-11-IDEX-0003-01) managed by the French National Research Agency (ANR)

The *TICAL* ERC project (grant number 338953 from EU; PI: Paul Lecoq) has also contributed to the developments of the TOT features integrated in the chip

### PHILOSOPHICAL INTRODUCTION

- I would like to measure the time precisely ...
- I have quite a lot of channels ...
- I have a reasonable counting rate ...
- I don't want to spend too much money ...
- ...and I really would like to see the shape of my signals!




A trade-off would be a TDC providing just the adequate slice of Waveform ...




# The « Waveform TDC » Concept (WTDC)

WTDC: a TDC which also permits taking a picture of the real signal. This is done via sampling and digitizing only the interesting part of the signal.

Based on the digitized samples, making use of **interpolation** by a digital algorithm, fine time information will be extracted.







- Advantages:
- Time resolution ~ few ps rms
- No "time walk" effect
- Possibility to extract other **signal features**: charge, amplitude...
- Reduced dead-time...
- But:
- waveform conversion (200 ns to 1.6 µs) and readout times are fast but don't permit counting rates as high as with a classical TDC

#### THE « WAVEFORM TDC » STRUCTURE

- Mix of DLL-based TDC and of analog-memory based Waveform Digitizer
- The TDC gives the time of the samples and the samples give the final time precision after interpolation => resolution of a few ps rms
- Digitized waveform gives access to signal shape...
- Conversely to TDC, discriminator is used only for triggering, not for timing



## Global architecture of the SAMPIC WTDC




- One Common 16-bit Gray Counter (FClk up to 160MHz) for Coarse Time Stamping (TS).
- One Common servo-controlled DLL: (from 0.8 to 10,2 GS/s) used for medium precision timing & analog sampling
- 16 independent WTDC channels each with :
  - √1 discriminator for self triggering
  - ✓ Registers to store the timestamps
  - √64-cell deep SCA analog memory
  - ✓ One 11-bit ADC/ cell (Total : 1024 on-chip ADCs)
- One Central Trigger block
- One common > 1 GHz oscillator + counter used as timebase for all the Wilkinson A to D converters.
- Read-Out interface: 12-bit LVDS bus running at > 160 MHz (> 2 Gbits/s)
- SPI Link for Slow Control





# SAMPIC (V3)

- Technology: AMS CMOS 180nm
- Surface: 8 mm<sup>2</sup>
- Package: QFP 128 pins, pitch of 0.4mm



- Most produced version is V3D (should have been called V4) submitted in December 2017 but received only in January 2019
- 1300 chips have been packaged in 128-pin plastic TQFP package

#### MODULE DEVELOPMENTS

- Based on users requests, we developed many different types of modules in order to offer a wide range of channel number and connectivity options
- They all make use of the motherboards also developed for the WaveCatchers.
- 16-, 32-, 48- and 64-channel modules are available.
- Acquisition through Gbit Ethernet UDP (RJ45 or Optical), USB2 and soon USB3

64-channel module with individual MCX inputs (up to 4 mezzanines)

16 or 32-channel module (1 or 2 mezzanines)



16-channel mezzanine



SI-CHANNEL SAMPIC WIDC

SI-CHA

64-channel module with 16channel input connectors (can be analog or differential digital)






# **ACQUISITION SOFTWARE**


- An acquisition software has been developed up to 64 or 256 channels (also C libraries)
- => full characterization of the chip & modules
- Special display for WTDC mode
- Data saving on disk.
- Currently used by all SAMPIC users.
- A smart panel dedicated to time measurement is available. It permits selecting the parameters used for extraction of time
  - Optional spline interpolation on the peak area and on the threshold area
  - Fixed threshold option
  - CFD: ratio, nb of applied thresholds (1 to 3)

 Recorded hit rate depends on: the number of waveform samples, the corrections applied (ADC, Time INL), the mode for saving on disk (ASCII,


binary)...



#### Main panel




#### Time Measurement panel




## LAST DEVELOPMENTS

- In order to build systems with more channels, a 64channel board has been developed.
- It makes use of SAMTEC QRF8 16-channel connectors (very low crosstalk) for analog inputs
- 256-channel mini-crates (standard and compact versions) have also been developed based on this new board.
  - A new control and DAQ software has been developed together with a C library
- Central control board permits smart 3<sup>rd</sup> level triggering and acquisition through Gbit Ethernet UDP (RJ45 or Optical), USB2 and soon USB3 (firmware work remaining)
- Time difference resolution at crate level remains of the order of 5ps rms.






16-channel coaxial to SAMTEC QRM8 interface board



## RECENT ASIC DEVELOPMENTS




SAMPIC\_V5 (TSI 0,18µm technology)


- Due to the (temporary ?) stop of the CMOS 0.18µm technology at AMS, we looked for equivalent ones.
- **TSI Microelectronics** is also proposing his own version of the former IBM CMOS 0.18μm technology, with some rule differences with AMS on the top metal layers.
- We migrated the design to TSI technology => SAMPIC\_V5.
- We took benefit of this new submission for improving some historical weaknesses (sampling at 10.2 GS/s, first sample, linearity of posttrig delays, internal calibration of ADC, version register, ...)
- We also designed a second version dedicated to slower sampling, covering the range between 350MS/s and 2GS/s.
  - Fully pin to pin compatible. Only difference is the main clock frequency.
- Both versions submitted in January 2021. Back in May (very effective work of TSI), packaged end of May.
- Both work as expected!


# SAMPIC GLOBAL PERFORMANCES (V3-V5)

- Power consumption: ~10mW/channel
- 3dB bandwidth > 1 GHz
- Sampling rate up to 8,5 (10.2) GS/s
- Discriminator noise ~ 2 mV rms
- Counting rate > 2 Mevts/s (full chip, full waveform), up to 10 Mevts/s with Region Of Interest (ROI)
- Wilkinson ADC conversion @ ~1 (1,45) GHz
  - Dynamic range of 1V
  - Gain dispersion between cells ~ 1% rms
  - Non linearity < 1.4 % peak to peak
  - After correction of each cell (linear fit): noise = 0.7(10GS/s) to 1.3 mV rms (1.6 GS/s)
- Time Difference Resolution (TDR):
  - Raw non-gaussian sampling time distribution due to DLL non-uniformities (TINL)
  - Easily calibrated & corrected (with our sinewave crossing segments method [D. Breton&al, TWEPP 2009, p149])
  - TDR goes from  $\sim$  < 5 (10GS/s) to  $\sim$ 18 ps rms (1.6 GS/s)




Power





# SAMPIC INPUT BLOCK (FROM V3)

- Input block :
  - Input signal can feed the memory directly (Bypass Mode) or pass through a translator block
  - It permits among others:
    - Self calibration of the chip (amplitude & time)
    - Compatibility with digital unipolar & differential signaling
- When fixed amplitude at translator output → we only need to read a few samples (ROI) and fast conversion can be used ( ≤ 8 bits) => behaves like a TDC





# **TIME RESOLUTION:**

#### **External vs Self Calibration**


- The DLL has been re-worked for
  - running at 10,2 GS/s
  - improving the resolution for the lower sampling frequencies
- Delays for measurement made by a cable box=> rise time degrades with delay ...
- With external time-calibration :
  - TDR of ~5 ps rms for 4.2< Fs<8.5 (10,2) GS/s</p>
  - TDR < 10 ps rms for 3.2 GS/s</li>
  - TDR < 18 ps rms for 1.6 GS/s</li>
- With self-calibration
  - Limited jitter degradation (~20%)
  - Permits full integration in compact detection systems ...
- Between 2 chips:


$$\Delta t = 0.63 \text{ ns}$$














# TIME RESOLUTION (DIGITAL CFD) VS SIGNAL AMPLITUDE

ADC conversion time can be reduced (by decreasing the resolution): factor 2 for 10 bits (800 ns), 4 for 9 bits (400 ns), 8 for 8 bits (200 ns), 16 for 7 bits (100 ns).

#### → decrease of channel instantaneous dead time

- The quantization noise affects the timing precision only for very small signals
- ⇒ as expected **no significative change** measured for 11, 10 and 9-bit modes
- ⇒ for digital signals, 8 bits or less is adequate => reduced dead time (< 200 ns)


No degradation on timing for pulses above 100mV for 8 bits



## **NEED FOR EVENT FILTERING...**

- Whatever the application, it is mandatory to find ways to reject the wrong events as early as
  possible in the readout chain in order to keep the dataflow at a reasonable level.
- Like a standard TDC, the Waveform TDC is natively **self-triggered** on each of its channels. This may produce very large hit rates, which may cause a saturation of the output buffers, especially since the waveforms have to be extracted (partially or in totality) together with the time information.
- In order to reduce the dataflow, it is necessary to filter the good events before conversion. A
  central trigger located in the ASIC can then help defining trigger conditions and drastically
  reducing the hit rate.
- Moreover, providing the adequate signals out of the chip permits performing in the surrounding FPGAs a second and third level trigger (depending on systems) based on smarter detector conditions and increasing the counting noise rejection by a huge factor.
- Noise filters can also be based on the characteristics of the signals as produced by the
  different detectors. For instance, a real time filter based on the TOT \* has been
  implemented in SAMPIC. When used with signals issued from crystals and SiPMs, it permits
  rejecting above 99% of the dark count noise from the SiPMs.

### SAMPIC INTERNAL TRIGGER SCHEME




- One very low power signal discriminator/channel
- One 10-bit DAC/channel to set the threshold (which can also be external)
- Programmable primitive gates
- Several trigger modes programmable for each channel
- Central trigger with multiplicity up to 3
- Possibility of chaining and ping-pong modes
- Available I/Os permit building smart higher level triggers




Only the triggered channels are in dead time


#### TRIGGER PANEL in the DAQ software



#### TRIGGER IN 256-CHANNEL SYSTEM

 A powerful and fully configurable trigger scheme has been implemented in the 256-channel system







6-option menu


### TOT MEASUREMENT

- SAMPIC is meant for digitizing a short signal, or only a small part of a longer one (eg rising edge) to extract the timing → then the other edge is skipped
- Addition of a ramp-based Time to Amplitude
   Converter in each channel seen as a 65th memory cell during digitization → ~10bit TOT TDC
- A TOT-based filter is also integrated in the chip






Measurement ranges between 2 and 700 ns.



## SAMPIC\_SLOW

- A second version dedicated to slower sampling has been developed.
  - Wider time window should permit effective multi-sample offline reconstruction
  - Pin to pin compatible with standard version. Only difference is the main clock frequency.
  - DLL optimized for running between 350MS/s and 2GS/s
  - All delays servo-controlled to main clock have been adapted
  - Analog memory cell has been enlarged (as much as easily possible but not yet optimum)
- First preliminary tests are very encouraging.
  - TDR @ 1.6 GS/s < 10ps rms ! (mainly limited by SNR, already very good without calibration)</li>



# **SUMMARY OF MAIN FEATURES OF SAMPIC (from V3)**

- Smart "central trigger" (OR, multiplicity of 2 & 3) with possibility of common deadtime or selecting only channels participating in decision
- 8-step full window PostTrig (very useful for low frequencies)
- Channel chaining option: user-defined sets of channels can be chained in time.
- "Ping-Pong" (toggling) mode: channels work in pairs.
- Integrated TOT measurement and trigger filter based on TOT
- All DACs necessary for controlling the chip are integrated
  - ADC resolution internally selectable between 7 and 11 bits
- Auto-conversion mode for ADC: the conversion can be automatically started when an event is detected, independently for each channel.
  - Reduce the required external digital electronics
  - But the handshake mode with the FPGA permits building 2<sup>nd and</sup> 3<sup>rd</sup>Level triggers based on many chips or boards for a common event selection
- Auto-calibration (Time INL): dedicated signal sources are implemented in the chip in order to perform time INL calibrations in standalone.



### TAKING DATA WITH DETECTORS

- SAMPIC modules are already used with different detectors on test benches or test beams.
   A lot of examples were already presented at the WaveCatcher and SAMPIC Workshop in February 2018 in Orsay (second workshop soon ?).
- Tested with PMTs, MCP-PMTs, APDs, SiPMs, fast Silicon Detectors, Diamonds: performances are equivalent to those with high-end oscilloscopes
- Different R&Ds ongoing with the TOF-PET community (CERN, IRFU, IN2P3, PicoTech...)
- SAMPIC is used for many beam tests at CERN, DESY, FermiLab, ...
- **TOTEM** developed a CMS-compatible motherboard housing SAMPIC mezzanines. 192 measurement channels haved been used on the LHC.
- SAMPIC is the baseline readout option for many detectors of the SHIP and SND@LHC collaborations.
- Used for T2K near detector Upgrade: 256-channel Timing Detector.
- Used for characterization of ultra-fast detectors (Photek for MCP-PMTs (IEEE paper))
- Used for the characterization and production test bench of high performance ASICs (IRFU for CMS)
- Used at IJCLab for the readout of the new LiquidO detector R&D concept => Neutrino physics, PET scanner



#### **SUMMARY**



- SAMPIC is a full System On Chip:
  - Analog or digital input, fully digital output, sampling from 1.6 to 10.2 GS/s
  - Works like a TDC: raw counting rate can go >> 100 kHz/ch.
  - All the DACs and calibration generators are integrated
  - It just requires power, clock, and a simple interface with an FPGA
  - Small power consumption ~10 mW/channel
  - Large choice of smart triggers
- It can be used for a highly integrated tiny module (cm³) as well as for large scale detectors (nuclear or high energy physics, TOF-PETs, ...).
- Successful migration to TSI 0.18μm (also sourced from IBM 0.18μm)
- ➤ A second version has been designed for slower sampling
   => ~350 MS/s to ~2 GS/s
- Many types of autonomous systems have been developed: 16 to 256-channels
- Powerful softwares (and C library for 256-channel system)
- ➤ **Developments will be pursued** both on the chips and the systems, but it looks like we are now facing a worldwide shortage of electronics components...

# SAMPIC: PERFORMANCE SUMMARY

		Unit
Technology	AMS CMOS 0.18μm	
Number of channels	16	
Power consumption (max)	180 (1.8V supply)	mW
Discriminator noise	2	mV rms
SCA depth	64	Cells
Sampling speed	0.8 to 10.2	GSPS
Bandwidth	> 1	GHz
Range (unipolar)	~ 1	V
ADC resolution	7 to 11 (trade-off time/resolution)	bits
SCA noise	~ 1	mV rms
Dynamic range	> 10	bits rms
Conversion time	0.1 (7 bits) to 1.6 (11 bits)	μs
Readout time / ch @ 2 Gbit/s (full waveform)	< 450	ns
Single Pulse Time precision before correction (4.2 to 10.2 GS/s)	< 15	ps rms
Single Pulse Time precision after time INL correction (4.2 to 10.2 GS/s)	< 3.5	ps rms