

Universidade de São Paulo



SAMPA ASIC

A continuous read-out FE ASIC (but it can be triggered, too)

Marco Bregant IFUSP – São Paulo

COMPASS Front-End, Trigger, and DAQ Workshop

Free Running Front-end Electronics: Front-end Electronics session

2nd March, 2020

The SAMPA ASIC, a bit of history

During Run3 ALICE needs to operate at higher rate, recording all MB events

Goal: 50kHz in Pb-Pb (~10nb⁻¹ in Run3 and Run4)

Upgrade detectors and electronics during Long Shutdown 2 ("now"-2020)

- ➤ Time Projection Chamber (TPC)
- GEM readout plane, high rate capability, continuous readout.

TPC electronics used till 2018 was not made to amplify negative charge input (as GEMs provides) and cannot cope with the higher rate and with the continuous readout operation planned

- > Muon Chamber (Forward muon spectrometer)
- Higher rate capability, new acquisition electronics chain in ALICE new electronics needed, too

TPC required a new readout, MCH too.

A common project to design a new ASIC: <u>SAMPA</u>

SAMPA Design Specifications Summary

GEM

MWPC

3

SAMPA is an ASIC developed for the readout of ALICE TPC and MCH detectors:

- TSMC CMOS 130 nm, 1.25V technology
- 32 channels, Front-end + ADC + DSP
- package size ≤15x15mm² (total footprint)
- ADC: 10-bit resolution, 10MS/s, ENOB>9.2


(Alice TPC is eventually using: 5MS/s, to keep BW requirement in the readout chain lower)

- DSP functions: pedestal removal, baseline shift corrections, zero-suppression
- Data transmission: up to 11 e-link at 320 Mbps to GBTx, SLVS I/O
- Power < 32 mW/channel (Front End + ADC) V4, typical configuration, usually 20mW/ch or less.

TPC Mode	MCH Mode
 Negative Input charge Sensor capacitance: 12 – 25 pF Sensitivity: 20mV/fC & 30mV/fC Noise: ENC ≤ 580 e⁻ @ 18.5pF Peaking time: ~160 ns Baseline return: <500 ns 	 Positive input charge Sensor capacitance: 40–80 pF Sensitivity: 4mV/fC Noise: ENC ≤ 950 e- @ 40pF 1600 e- @80pF Peaking time: ~300 ns Baseline return: <550 ns

A modified version with 80/160 ns shaping, 20/30 mV/fC gain, 20MSps ADC, has been designed. First full-size prototype fabricated, we will receive and start testing this month


SAMPA Block Diagram




SAMPA Package

- die size 9534μm x 8944μm
- TFBGA package
- 15 mm x 15 mm body size
- 1.2 mm thickness
- 0.65 mm ball pitch.
- 372 balls
- 4-substrate layers
- QR (unique identifier)






TOP VIEW



			Common Dimensions				
		Symbol	MIN.	NOM	. MAX.		
Package :			TFBGA				
Body Size: X		E	15.000 15.000				
Ball Pitch :		•	0.650				
Total Thickness :		A	-	-	1.200		
Mold Thickness :		м	0.530 Ref.				
Substrate Thickness :		s	0.360 Ref.				
Ball Diameter :			0.300				
Stand Off :		A1	0.160	-	0.260		
Ball Width :		b	0.270	-	0.370		
Package Edge Tolerance :		000	0.100				
Mold Parallelism :		ccc	0.100				
Coplanarity:		ddd	0.150				
Ball Offset (Package) :		000	0.150				
Ball Offset (Ball) :		m	0.080				
Ball Count :		n	372				
Edge Ball Center to Center :	X	E1 D1		13.65			



ASE			SCALE	\geq	<	PROJ.		
TITLE			DWG. NO.				REV.	
PACKAGE OUTLINE		AAA14628					Α	
372 L TFBGA 15.000×15.000×1.200		SHRET			8	TZB		
			1 OF		2	A4		
UNIT	TOLERANCE		REFERENCE DOCUMENT					
UNII	DIMENSION	ANGLE	REFERENCE DOCUMENT					IN I
ММ								


Performance

Some results from SAMPA qualification

Power Consumption (exp. results)

- 320 / 10 MHz operation mode
- Current consumption from Power Supply (1.7V) including regulators Average of 10 Samples:
 - All serial out enable (11) without Data Acquisition: 500 mA
 - Acquiring data with 11 serial out enabled: 520 mA
- Digital current increase with # of serial out enabled:
 - 4 serial out@ 480mA
 - 11 serial out@ 502mA

SAMPA is powered at ~1.25 V In this configuration ~ 20mW/ch




7

Pedestal (baseline)

SAMPA V3/V4 Baseline Measurements


Pedestal Values 20N160 - SAMPA V3&V4

Pedestal Values 30N160 - SAMPA V3&V4



Baseline (many chips)


Baseline values for all channels for many V2 and V3 and V4 chips (at 0 pF and 0 Ohm):




Noise

Noise (example of inside chip distribution)

Noise ENC^{*} (gain 20 mV/fC)



Noise (many chips)




^{*)} ENC calculated using nominal FE gain (20mV/fC) and nominal ADC conversion factor (2.15 mV/ADU)

Noise vs C_{det} (V3, 20N160)

Experimental conditions: C_{det} scan R_s =100 Ω

Noise (ADC) vs Cap : 2128_100ohm_20mV_10mhz

20N160, chip V3 #2128




⁺⁾ ENC calculated using nominal FE gain (20mV/fC) and nominal ADC conversion factor (2.15 mV/ADU)

Noise (Electrons) vs Cap : 2128_100ohm_20mV_10mhz


Sensitivity (gain)

Linearity and Residual – an example



Gain (many chips)

Higher statistics for 20N160 configuration



Post layout simulations


SAMPA V3	15.8mV/fC (SFFS_80C)	18.4mV/fC	20.5mV/fC (FSSF_40C)
SAMPA V4	16.35mV/fC (SFFS_80C)	19.01mV/fC	21.17mV/fC (FSSF_80C)

Linearity range, overview


- A calibration curve was performed for all channels of several chips
- The residuals* are very small (<10mV), for all channels, for a consistent part of the operational range:
 - 20N160: until ~95 fC \Leftrightarrow 1900 mV (>85% of the full range)
 - − 30N160: until ~63 fC \Leftrightarrow 1900 mV (>85% of the full range)
 - 4P300: until ~480 fC \Leftrightarrow 1900mV (>85% of the full range)

CSA robustness against Pile Up in SAMPA V4

Pile-up testing of a V4 chip




Going on: now really stressing a V4 chip



Functionalities overview

DSP




Top Level Functionality

•4 primary filter blocks

- -Individual correction per channel
- -Baseline correction
 - 1 FIR filter
 - 1 Slope based filter
 - 1 IIR filter
 - Lookup table correction(Pedestal Memory) f(t);f(din)
 - Conversion f(din)
 - Fixed correction
- -Tail cancellation
 - •1 IIR filter

SAMPA Digital Filters Block Diagram



Top Level Functionality

Compression

- -Zero suppression with run length encoding
 - Forward linked list for easier decoding
 - -Cluster sum
 - Uses zero suppression with run length encoding , but sums cluster into 20bit word
 - -Huffman
 - Differential encoded data
 - Programmable table of codes for +17 to -17
 - Values outside table have special Huffman code prepended to raw 10bit value

Top Level Functionality

- Configuration
 - -Configurable through I2C
 - -1 global register unit, 32 sets of channel registers
- Design for test
 - –JTAG boundary scan
 - -Built in memory tester
 - -Scan chain (on >98% of digital block flops)
- Strategies against to mitigate radiation effects
 - -TMR on almost all flip-flops
 - except on part of data path
 - -Hamming protected headers

Readout

- Selectable number of serial links up to 11
 - 320/160/80Mbps
 - Channels distributed among links, no load sharing
 - Which channel goes to which link and in which order can be selected
 - Data is packet based (header + payload)One packet per channel per event
- Event modes
 - Triggered
 - Continuous
 - Selectable event length up to 1024 samples
 - 192 pre-trigger samples

Readout

- Event buffer per channel
 - -6144(6K) words of compressed samples
 - -256 words of headers
 - -Header still created if data memory goes full (but data discharged)
- Daisy chain
 - Multiple devices can share a single serial link to readout unit
 - -2K word buffer in the receiving side

Readout


Direct ADC serialization

- Data serialized directly from ADC at 32xADC speed over 10 links
- -Raw data, no filtering, no headers
- -Sync pattern on startup, receiver should maintain sync after that
- -2 modes
 - •10 bits is sent consecutively for channel 0-31 each 32xADC cycle
 - •5 lower bits, then 5 higher bits consecutively for channel 0-15 is sent on link 0-4 and for channel 16-31 on link 5-9


-Clockgate the rest of the system to save power

SAMPA, how it is used: ALICE TPC

- 1 FrontEndCard reads 160 chs: 5 SAMPAs/FEC
- 2 GBTx chips to manage the communication (data multiplexing)
- Direct Serialization mode used



SAMPA, how it is used: ALICE TPC



- FEC Front End Card (160 ch / FEC)
- <u>CRU Common Readout Unit</u> (12 FECs / CRU = 1920 ch / CRU
- DCS Detector Control System
- LTU Local Trigger Unit

SAMPA ASIC overview summary


- SAMPA design was ALICE TPC/MCH driven
 - ASIC for gas detector readout (either "GEM-like", electron collection) or "MWPC-like" (induced charge collection)
 - 4/20/30 mV/fC gain (500/100/66 fC range) provided
 - Digitalization @10MS/s [improved version @20MS/s under study, but 4mV/fC conf. will not be there anymore]
- Several readout options available by the embedded DSP:
 - "raw data" (DSP-bypassed, no trigger, continuous read-out)
 - Continuous or triggered readout, framed data (DSP)
 - Filters available for baseline correction
 - Either ZeroSuppression or Huffman coding for data reduction
 - Possibility of Cluster_sum output and DaisyChain
 - I/O via I2C (settings) and up to eleven 320Mbps LVDS links
- Used in STAR (in operation), ALICE TCP&MCH (installing), MPD@NICA TPC (advanced development), sPHENIX TPC (planned) ...

Thanks!


More information

BackUp Slides

SAMPA : CSA + Shaper




Transistor level schematic of the CSA




SAMPA : ADC


• SAR ADC: 80MHZ (Conversion clock) and 10MHz (Sampling Clock)



Noise, TPC 20N160 - SAMPLE 057



Noise, TPC 30N160 - SAMPLE 057



How to emulate a burst of charge pulses

"stairs-shaped waveform", 63 steps, 1µs apart, + a last one after ~16µs, applied via series C_{ini}

