

## CMS Barrel Calorimeter Read-out and Trigger Primitive Generation ACES 2020 - May 27, 2020

Stephen Goadhouse, University of Virginia Nikitas Loukas, University of Notre Dame





- Pooling of efforts in ATCA Processor hardware, firmware and software development
- Multiple ATCA processors and mezzanine board types
- Modular design philosophy, emphasis on platform solutions with flexibility and expandability
- Reusable circuit, firmware and software elements
- APx application areas in CMS Phase 2 Upgrade: Barrel Calorimeter, Muons, Trigger





## **ECAL Barrel after phase-II upgrade – Front-End**



ACES 2020 - CMS Barrel Calorimeter Read-out and TPG

- With legacy Electromagnetic Calorimeter (ECAL), the Trigger Primitives (TPs) are built on detector, or Front-End (FE), by the FENIX chips.
- The FENIX chips combine data from 5 crystals into a strip, analyzes the digitized signal and performed Trigger and Readout
- 0.8 Gb/s links are sending all data to the VME

New FE card

Control (2.5Gbps)

Readout (10Gbps)

Readout (10Gbps)

Readout links

Master IpGBT ASIC

3 x Readout IpGBT

Versatile link plus

Control link

• The data sampling rate is 40 MHz.



## ECAL Barrel after phase-II upgrade – Back-End





• Installed Barrel Hadron Calorimeter (HB) Phase-1 upgrade of FE will remain through Phase-2



HCAL Barrel will move to a common back-end platform with ECAL



## **Barrel Calorimeter Processor (BCP)**

- The off detector electronics of both ECAL Barrel (EB) and HCAL Barrel (HB), will be based on the Barrel Calorimeter Processor (BCP) ATCA board.
- Baseline BCP
  - 128 Multi Gigabit Transceivers (MGT) total
  - Up to 64 TX and 96 RX MGTs for FE
  - Up to 8 TX/RX MGTs for DAQ
  - Up to 32 TX MGT for Trigger
  - Up to 16 TX/RX MGTs for BCP-to-BCP
  - Up to 8 TX/RX dedicated to BCP operations
- Both EB and HB will use the same protocols for Level-1 Trigger, TCDS and the cDAQ interfaces (though DTH)
- Both EB and HB will need DSP processing for Trigger Primitive Generation
- Additionally, EB needs processing for
  - Data decompression
  - Anomalous signal veto (DSP)

Total BCPs in System	# BCPs	# ATCA crates
ECAL Barrel (EB)	108	12
HCAL Barrel (HB)	18	2
HCAL Forward (HF) <sup>†</sup>	9	1
HCAL Outer (HO) <sup>†</sup>	9	1

ACES 2020 - CMS Barrel Calorimeter Read-out and TPG



#### S. Goadhouse, N. Loukas, May 27 2020 6



# FPGA Resource Requirements



- Each crystal provides data for a Trigger Primitive
- Basic needs
  - 1) Reconstruct signal amplitude and BX identification
  - 2) Anomalous signal, or "spike", identification
  - 3) Time measurement
- Algorithms necessary to extract these information will run on the BCP
- Use High Level Synthesis (HLS) to implement version 0 and measure preliminary values of latency and resources needed
- In the following slides we report about 1) and 2)



- In the legacy system, the amplitude is reconstructed with the 'weight method' (FIR) implemented in the FENIX chip.
- First step was to modify the whole algorithm so that it works per channel instead of 5x5 crystal matrices
- Logic was implemented using both VHDL and High Level Synthesis<sup>†</sup> (HLS) and successfully compared with results of simulation in CMSSW. Only a starting point since algorithm is not optimized for the Phase 2 TIA signal shape. It allows to evaluate the resources needed.



## Resources utilization with the weights method

Prelim	Resources for 300 channels	KU115 (B	CP baseline)	K	U15P	
	Prog. language	VHDL	HLS	VHDL	HLS	N.Loukas
	LUT	~ 8 %	~ 17 %	~ 11 %	~ 22 %	L.Lutton
	FF	~ 3 %	~ 11 %	~4%	~ 14 %	N.Marinelli
	DSP	~ 27 %	~ 27 %	~ 76 %	~ 76 %	(NotreDame)
	Latency (w/ 160MHz clock)	8 (2 BX)	1 (1/4 BX)	8 (2 BX)	1 (1/4 BX)	

- Single crystal trigger primitive generation weights method.
  - VHDL synthesis based on FENIX chip
  - HLS synthesis based on FENIX chip
- High-Level Synthesis (HLS) optimizes FPGA resources or latency
  - It depends how you write HLS code
- KU115 looks more appropriate choice for BCP than KU15P

ACES 2020 - CMS Barrel Calorimeter Read-out and TPG

S. Goadhouse, N. Loukas, May 27 2020



## Amplitude reconstruction with multi-fit (1/2)

- Linearized Multi-fit is a possible TPG algorithm based on extracting the signal amplitude while mitigating the out of time pile-up (OOT PU). Data are fit with the sum of a signal template plus N components for PU.
- Method developed and largely used offline for Run2
- We started investigating the possibility of applying it online in a very simplified/ affordable form
- Only signal and Bx0 +1 and -1 templates used, 12 samples at 160 MHz. Signal shape is the TIA. HLS implementation based only on additions and multiplications.
- Tested with Toy Monte Carlo (MC) in input. First results encouraging. HLS reproduces well the input signal. Resources (next slide) need to be optimized.



ACES 2020 - CMS Barrel Calorimeter Read-out and TPG

S. Goadhouse, N. Loukas, May 27 2020

H-LH	Amplitude reconstruction with multi-fit (2/2)				
Preli	minary	KINTEX	* KILANX KINTEX*		
	Resources for 300 channels	KU115 (BCP baseline)	KU15P	Liutton	
	LUT	~ 12 %	~ 15 %	N.Marinelli	
	FF	~ 9 %	~ 11 %	(NotreDame)	
	DSP	~ 43 %	~ 120 %	J.Hakala (Virginia)	
	Latency (w/ 160MHz clock)	3 (3/4 BX)	3 (3/4BX)		

- Single crystal primitive with linearized multi-fit VERY preliminary version
- The number of DSPs in an FPGA is an important parameter
  - Considering that today the cost of an FPGA with a larger number of DSPs is 3 times higher than our current choice, KU115 is still a good choice.
- 43% DSP can be reduced by increasing slightly the latency which currently is low (<1BX)</li>



- D. Petyt T. Reis (RAL)
- Spike killing will be based on the signal shape analysis: the TIA pulse will allow online discrimination between spiked and scintillation pulses (<u>https://cds.cern.ch/record/2283187/files/CMS-TDR-015.pdf</u>)



- Algorithm based on linear discriminant has been tested offline and proved successful during test beam 2018
- The algorithm was translated into HLS to provide first evaluation of time and resources





 Two different algorithms were tried: L2 (use 2<sup>nd</sup> order polynomial) and L3 (3<sup>rd</sup> order polynomial) which clearly lead to different resource consumption



- If we add resources from different algorithms showed in the previous slides we would sum:
  - LUT ~ 1/3 of KU115
  - FF ~ 1/3 of KU115
  - DSPs ~ 2/3 (with LD2) of KU115
  - ~ 2 BX latency for single crystal TPG + spike killing which should both be wisely enlarged to save resources
- Are we done? Not at all !
  - A lot more to be implemented and tested
  - But we have some estimates on our needs for DSPs which are needed by algorithms and are not needed for other parts of the firmware like buffering, interfacing, controlling, etc ...
- These preliminary DSP requirements support FPGA pick:
  - XCKU115 Xilinx Kintex UltraScale FPGA



# Demonstrator Electronics BCP V1





- ATCA form-factor
- Single FPGA: XCKU115-2E
- Half capability of a baseline BCP
- 64 total bi-directional Multi-Gigabit Transceivers (MGTs)
- Supports 12 ECAL towers (or 1 HCAL wedge)
  - 12 TX / 48 RX lpGBT @ 10.24Gbps
  - 15 L1 Trigger @ 16Gbps
  - 4 DAQ @ 16Gbps
  - 2 TCDS / LDAQ @ 10.3Gbps
  - I ELM Control @ 10.3Gbps



## BCP V1 - It's Alive!

- Initial board power-up went smoothly with no issues
- IPMC, ESM and ELM worked "out of the box" with full Ethernet connectivity
- After development on IPMC, could manually check individual DC/DC circuits
- Initial results are good with stable and low noise power
- Stepped through bring-up of ELM, clock ICs (Si5345), FPGA & FireFly
- All successful





- Programmed FPGA with iBERT core and connected FireFly together with optical loopbacks to test links and capture eye diagrams
- setup: PRBS-31, no signal equalization (incl. FireFly), dwell BER: 1x10<sup>-8</sup>



ACES 2020 - CMS Barrel Calorimeter Read-out and TPG

S. Goadhouse, N. Loukas, May 27 2020 19

Yesi



## BCP V1 - What we know works





Design Process Highlights

ACES 2020 - CMS Barrel Calorimeter Read-out and TPG

S. Goadhouse, N. Loukas, May 27 2020 21



## BCP V0.5

- One of the most expensive mistakes is incorrect connector placement
- So, after primary components placed in BCP V1 design, a branched version was quickly created and produced
  - Used outer layers + 2 int. GND/PWR layers FR4 very cheap
  - Minimal routing to power and connect IPMC and ELM for early development (UART, Ethernet, some sensor I2C + JTAG)
- Press-fit install practice
- Verified connector placement & clearance
- Verified ATCA fit
- Verified front panel
- Verified ATCA -48V to +12V power circuits
- Had customized IPMC design for BCP V1 before we had the V1 boards
- Discovered issue with ESD strip - fixed in V1
- Changed front panel vendor

ACES 2020 - CMS Barrel Calorimeter Read-out and TPG



S. Goadhouse, N. Loukas, May 27 2020



## **BCP V0.5 - Press-fit Components**



- Press-fit connector compliant pins forced into holes w/o solder
- Requires tight hole tolerance
- Use Arbor press for even, vertical force
- Most components require 100 to 225 Kg of total force



D. Parenti & J. Mitchell circuitsassembly.com

- Zone 2 conn. recommends 7-9 Kg per pin x 160 pins = 1.4 metric tons of force!
- Designed custom PCB support and top tooling to work with UW's base
- Focuses force where needed and protects connectors from damage
- Top tools have exact same height off of PCB so can set a safety stop on press
- BCP custom tooling designs <u>here</u>

S. Goadhouse, N. Loukas, May 27 2020



## BCP V1 - PCB Stack-Up

- High-speed digital signals benefit from low loss engineered laminate materials
  - Isola Tachyon 100G material
  - Very Low loss dielectric & ultra smooth copper
  - Top-of-the-line material
  - Considered saving a few \$ with a mid-range material
  - Ultimately decided that we would take every advantage we could to maximize success
- Blind vias span layers 1-9 and 10-18
  - Routed signals so that no back-drilling was needed
- All vias filled with non-conductive epoxy and over-plated with copper
  - Provides more reliable pads, vias and surface mount connections
- All GND and most Power layers are 1 oz copper for higher ampacity
- Have many power segments so decided to bump stack-up from 16 to 18 layers for more power layers
  - Does add a slightly longer blind via stub
  - Reduced layout time





## **BCP V1 - Other Features**



14-pin Tag-Connect instead of 0.1" header 33% smaller

- Tied a few unused MGTs and I/O to SFPs
- SMA and LEMO debug clock and I/O ports
- Three Si5345s for very flexible clock tree
  - Every MGT has LHC synchronous and asynchronous reference clocks
  - Spare outputs tied to spare inputs
  - Will be used to optimize clock tree and experiment with jitter measurements
- Manual control over power enables for testing DC/DCs

J55

Legacy TCDS Receiver circuit from AMC13

### FTDI FT4232H USB Quad UART/MPSSE

- Single USB Device Port
- IPMC Serial Console
- ELM Serial Console
- IPMC JTAG Programming / Debug (Xilinx Virtual Cable)
  - Complements XVC access of ELM and FPGA over Ethernet
  - Networked computer or ELM on other BCP can host server
- Access to I2C and SPI busses for direct control
  - May use for semi-automated production test





- A lot has been done, even with COVID-19 quarantine
- A lot left to do

- Core functions work and much more
- We have a very capable development platform





# Backup



## ECAL Barrel architecture (1/2)



ACES 2020 - CMS Barrel Calorimeter Read-out and TPG

S. Goadhouse, N. Loukas, May 27 2020 28



## ECAL Barrel architecture (2/2)



ACES 2020 - CMS Barrel Calorimeter Read-out and TPG

S. Goadhouse, N. Loukas, May 27 2020 29



## **HCAL Barrel architecture**



 Each baseline BCP has 2 FPGAs and supports 2 HCAL wedges or ½ BCP / RBX

ACES 2020 - CMS Barrel Calorimeter Read-out and TPG

Total number of BCPs:
 0.5 x 36 = 18



- HCAL Forward (HF): fully supported by a single ATCA crate of BCPs
  - $\odot$  72 Clock/Control/Status Links: 4.8 Gbps or 2.4 Gbps
    - GBT-encoded
  - 0 864 Data links: 5.0 Gbps links
    - HF data links are very similar to HB data links.
  - 0 16 calibration links: 5.0 Gbps links
    - HF data links are very similar to HB data links
- HCAL Outer (HO): fully supported by a single ATCA crate of BCPs

  - 36 Fast Control Links: 80 Mbps TTC-encoded



### **IPMC** Extender





- Need to test FPGA voltage sequencing
  - Bad sequencing could harm the expensive FPGA
- Power Enable signals are not fully broken out in BCP V0.5 nor BCP V1
- Probe wires soldered to BCP V1 not possible since these signals are under DIMM socket
- Solution: a simple IPMC extender board
- Can be used stand-alone or in BCP
- Breaks-out needed PWR-EN / PGOOD pins
  - Jumper to Eval Boards for the DC/DC circuits to test with BCP V0.5
  - Sequence can be verified in real-time with oscilloscope
- Also add manual 12V disconnect so can bring up initial board with only 3.3V for IPMC without a bug in IPMC s/w also bringing up 12V
- Added a sense resistor to measure IPMC current draw to better sense requirements of limited Management 3.3V rail
- https://twiki.cern.ch/twiki/bin/view/CMS/lpmcExtender