

Performance Simulations of High-Speed, Low-Bit Resolution Analog-to-Digital Converters

Monday, 25 May 2020 18:40 (20 minutes)

Direct digitization of signals at low-bit resolution can be realized directly using FPGAs, allowing for systems that have very high channel density, and more information bandwidth than simple discriminator-based designs. Such systems may be a good candidate for high channel density, low power, integrated readouts for future high energy physics applications. We have studied such systems at 3- and 4-bit resolution, running at sampling rates of 1 and 2 GSPS, consistent with designs that can be implemented on low-cost FPGAs. In particular, we will present the simulated performance of such systems on silicon photomultiplier data, focusing on pulse height and timing resolution. We will also discuss the analysis algorithms, and progress on adapting them for realtime implementation in experimental systems.

Funding information

Primary authors: SAWCZYNEC, Erica (University of Hawaii at Manoa); Dr NISHIMURA, Kurtis (University of Hawaii at Manoa)

Presenter: SAWCZYNEC, Erica (University of Hawaii at Manoa)

Session Classification: Poster

Track Classification: Readout: Front-end electronics