


The Design, Construction & Performance of the CMS Pixel Detector

Danek Kotlinski/PSI
Vilnius, 28/11/2019




Content:

- 1) Introduction
- 2) Design
- 3) Construction & Performance
- 4) Upgrades
- 5) Future detectors




Introduction



E540 - V10/09/97

The CMS Detector



A sketch


The real thing



These are big detectors, pixels are a very small part in volume/weight but a large part in the number of channels.

Why pixels?

Example event from CMS. July 10th 2012, run 198609, 78 collisions in one event



How can we reconstruct all these tracks?

What are pixels useful for?



Pattern recognition


High granularity allows to build track candidates out of 2 pixel hits.

Vertexing


Very good position resolution allows to find precise track impact parameter (displacement from the origin) and the track vertex (origin of the track).

Main requirements

High hit efficiency (100%).
Very good position resolution.




Charged tracks from a typical CMS event



LHC experiments have to deal with simultaneous multiple interactions. Pixel detectors make it possible to separate charge particles from individual interactions. This feature is essential for almost all analysis.


The pixel detector is so important for physics analysis that the CMS rule is :
 If less than 97% of the pixel detector is functional the data is declared to be “not good for physics”.

An example: $H \rightarrow 4 \text{ leptons}$




Pixel detector essential for discrimination of signal versus background.

This decay is strongly suppressed in the Standard Model



Results



$BF(BS^0 \rightarrow \mu\mu) = 3.0(+1.0, -0.9) \times 10^{-9}$
 $BF(B^0 \rightarrow \mu\mu) < 1.1 \times 10^{-10}$ (at 95%)
 (Phys. Rev. Lett. 111 (2013) 101803)
 Consistent with the SM predictions.

Analysis lead by the PSI group.

Performed using the CMS/CH T3 computing center located at PSI.



Design & Construction


Detector Requirements



- High granularity – small pixel size
- Very good position resolution (10-20 μ m).
- Fast - High Readout Speed
Each collision on the average produces
Hits – 4000 per event, 30 M hits/cm²/sec
Pixels – 16500 per event, 150 M pixels/cm²/sec
- Large data volume - for one event 66 kbytes
at 40MHz interaction rate – 2.6 Tbytes/sec (internal rate)
at 100kHz trigger rate - 6.6 Gbytes/sec (readout rate)
- Radiation:
instant particle fluences up to $\sim 10^8$ particles/cm²/sec
integrated fluence up to $\sim 10^{16}$ particles/cm², dose 100 Mrad (1 MGy)
- Has to run cold (-20/30 deg) – needs active cooling (remove a few kW)
- Low mass (light mechanics) – not to disturb the rest of the experiment

Some of these requirements are contradictory!

CMS Pixels - Analog readout



Make use of the large charge drift in Magnetic field (Lorentz angle) to enhance the charge sharing and therefore the position resolution.

Therefore CMS can use almost square pixels $100 * 150 \mu\text{m}^2$

good position resolution -> charge interpolation -> low pixel thresholds

Some design parameters had to be fixed in **mid 90-ties**.

The only realistic choice at that time was a **hybrid detector** with a **silicon sensor** bump bonded to a silicon **CMOS readout chip**.

Sensor:


Both Diamond and GaAs sensor were considered. Silicon won by far!

Readout chips:


Several technologies were considered. For a while it looked like the DMILL process was the winner. Finally we all went to 0.25 micron CMOS IBM.

Bump bonding:

Very new technology in 2000. Several companies learnt how to do it (IZM, AMS, VTT) [PSI developed its own bump-bonding in-house!](#)



CMS Module Design



Cables: signals & power

HDI print with the TBM chip

Si sensor (280um thick)

16 ReadOutChips (ROCs, 180um)

Base strips: Si₃N₄

High Density Interconnect (HDI)





A sandwich of Kapton and Cu (3 layers),
a very thin (~50µm) flex print.


Has to stand high radiation & 1000V

Designed by us, manufactured in industry

Details




Sensor design



Details of the pixel structure bpix(left) , fpix(right).

The whole Si wafer

Designed at PSI, produced at CiS in Erfurt
 n-in-n p-spray design, 3.7 kOhm resistance




The Readout chip (ROC)


250nm CMOS technology (IBM)

Designed at PSI, produced by IBM/GlobalFoundries

Design




The real chip




- 0.25 μm CMOS technology
- 80 x 52 pixels
- power: 28 W/pixel
- pixel area: **100 μm x 150 μm**
- 1.3 M transistors

A pixel reticle



Sensor to ROC bump bonding




indium bumps


CMS Module Design




Cables: signals & power




HDI print with the TBM chip




Si sensor (280um)



16 ROCs (180um)




Base strips: Si₃N₄




11/27/19

Danek Kotlinski/PSI

A Ready module




Mechanics





Carbon fibre structures (ladders) to hold modules

Cooling pipes





Evaporative CO2 cooling at high pressure uses StainlessSteel pipes 1.7mm ID, 50um wall thickness.

After Ladder/layer integration




Support structure to hold cables

Many electrical components are not directly on the pixel modules but in the so called supply tube. which also brings all the electric power and cooling.



Installation in CMS



Cables & fibres

Beam pipe

The pixel detector is inside





Performance

Cluster charge (Landau) – comparison with simulations




Measured cluster charge distribution compare with MC simulations.




The good quality of the data-MC comparison shows that we understand our detectors very well.

CMS Barrel Pixel triplet residuals




Position resolution in the transverse direction is about **10.4 μm**

Position resolution in the longitudinal direction, varies strongly with the track angle.



Hit Efficiency



L2 - 100MHz/cm²

L1 - 400MHz/cm²

Detector Performance




Material close to the proton beam measured through secondary interactions (vertexes of nuclear/hadronic interactions).

Pixel module


Beam pipe

Kapton-Al shield

Cooling pipe



Is the detector performance good enough to measure things like this?




$$B_s \rightarrow J/\psi \phi$$

$$J/\psi \rightarrow \mu\mu$$

$$\phi \rightarrow KK$$

An event display of a candidate decay

See the secondary vertex





Operations


Radiation Effects



Phase0/1 detector will have to survive $\sim 2\text{-}3 \cdot 10^{15}$ **particles/cm²**.
For Phase2 (High Luminosity LHC) it will be much more.


- 1) **Sensor damage** – increased leakage currents
Seen from the beginning (see next slide).
- 2) **Sensor damage** – partial depletion, charge trapping,
need to increase the bias voltage.
But we clearly see the full depletion voltage change.
- 3) **Single Event Upsets (SEUs)** – change of state $0 \leftrightarrow 1$ in flip-flops due to
the passage of a heavy ionizing particle.
First observations at instant luminosities of 10^{33} ($2.5 \cdot 10^6$ particles/cm²/sec).
The effect manifests itself by a sudden change in some readout parameter.
Detector reconfiguration brings it back to normal.
- 4) **ROC (Readout chip) damage** – change of the internal voltages due to irradiation.

Bias scans




Full depletion voltage versus time

Layer 1 bias scans versus time (radiation dose)




Trapping Charge Losses




Radiation generates charge trapping centers

Even for a fully depleted sensor the charge from the back has to travel longer -> increase of charge trapping

Result of special trapping measurements




Charge Loss in CMS Pixels



Loss of collection efficiency for charges which have to drift from the far side.

Will affect the position resolution!

In simple position algorithms the position is measured from the edges.
Use "Template" method!



This is another example of how radiation affects electronic circuits.

At the surface of silicon chips there are areas of Si-oxide.

Ionization from passing charged particles will create charge also there.

The charge will not be removed and will remain trapped for a long time. In the gate area of a transistor this charge will be equivalent to a voltage applied to the gate, and therefore will cause a “threshold shift”.

-> CMOS deep-submicron technology reduces this effect -> thin layers

Special “radiation tolerant” transistor design




Figure 8.3: The nmos “standard” layout, and three solutions proposed to the leakage current problem: A) Side gate layer expanded. B) Extended thin oxide region. C) The Enclosed Layout NMOS Transistor.

Single Event Upset



Now we turn our attention to the readout chip (ROC).

- many transistors (the CMS readout chip has 1.3M transistors).
- each of them is sensitive to a Single Event Upset (SEU).

Remember:

A hadronic reaction (e.b. pion absorption) can dump a few MeV of energy in a few microns.

If the affected volume is close to the transistor sensitive area the transistor might switch its state.


For example: a memory cell can switch from 0 -> 1 or vice versa.

All electronics close to the detector will be affected.

Many SUEs remain unseen

e.g. a single pixel might stop to respond, no big deal (1 out of 66M).
But when a whole readout channel stops working (1 module) the result can be **very dramatic!**

The readout system of CMS stops and we (the pixel operators) suffer abuses from the rest of the collaboration.






Phase 1 Upgrade

Phase-0 pixel detector: performance evolution




Pixel barrel position resolution measured with 2015 collisions.

Transverse ($r\phi$) direction



Position residual – 10.6 μm

Hit efficiency versus luminosity




Loss of efficiency beyond 10^{34}

Upgrade project



New upgraded pixel detector (“phase-1”) Build in 2013-2016




4 (r_{\min} 29mm) barrel layers instead of 3 (r_{\min} 43mm). 3 forward disks instead of 2.


BPix: by the CH (PSI, ETHZ, UZH), Germany (DESY, UH, Aachen, Karlsruhe), CERN/Helsinki/Taiwan and INFN-Italy.

FPix: USA (FNAL, Purdue, Nebraska, Chicago, Kansas, JHU)

Phase-1 Upgrade



Phase-1 BPix detector
assembled at PSI in 10-12/2016




Transported to CERN 7/2/2017
Installation 28/2/2017

The new detector is performing very well




Efficiency is much better than it would have been with the old phase-0 detector



Fast readout system of phase-1 detector successfully maintains hit efficiency for instantaneous luminosity of this run-2 period.

The Resolution is $< 12\mu\text{m}$



like in phase-0

Phase 2 Pixel Detector Upgrade

In the future (2026-35) the LHC collider will be upgraded to High-Luminosity.


The data rates will become 10 times larger and the radiation damage will increase 10 fold.

This new conditions will require a new pixel detector.

It is being designed now and will be installed in 2026 after the so called Long-Shutdown 3.

The design will be similar, the “hybrid”, type.

Phase 2 Pixel Detector Upgrade



key features:

η coverage

$|\eta| < 4.0$ for forward signatures (VBF, VBS, b-tagging)
pixel: 12 disks

radiation hardness

rich sensor and ASIC R&D program for pixel and strips

finer granularity


$\langle PU \rangle = 200$: finer granularity to keep occupancy small
factor: 4-6

L1 track trigger

Phase 2 Pixel Detector Upgrade




- expected fluence: $\sim 2 \times 10^{16} n_{eq}/cm^2$ in first layer
- charge trapping reduces signal cluster charge and thus single hit efficiency
- solution: reduce drift distance




thin-planar sensor

- drift length $L < 200 \mu m$ (now: $300 \mu m$)
- n-in-p (e signal)
- **outer and possibly also innermost layers/rings**



3D sensor

- shorter drift length L
- lower depletion voltage
- technically more challenging
- **inner layer (at most one)**





Pixel size

- affects





- two-track separation
- detector occupancy
- high- p_T -track resolution

• factor 6 smaller pixels:

$(50 \times 50) \mu\text{m}^2$ or $(25 \times 100) \mu\text{m}^2$

current pixel detector: $(150 \times 100) \mu\text{m}^2$

thickness 100-150 μm .



Readout chip

- **RD53 Collaboration** (20 institutes, CMS+ATLAS)

develops demonstrator chip for 2016


- **65nm CMOS** technology

- low power
- radiation tolerant (up to 1Grad)

- larger **hit rate** ($2\text{GHz}/\text{cm}^2$)

- increased **trigger rate/latency** ($1\text{MHz}/12.5\mu\text{s}$)

- low effective **threshold** ($\sim 1000e$)



Phase 2 Pixel activities

Our institute (PSI) together with the University of Zurich is involved in the building of Endcap pixels (“epix” or “TEPX”).

Also involved in TEPX are: Hamburg, Zagreb, Helsinki


TFPX (Forward pixel disks) are built in USA.

TBPX (Barrel) is built by ETHZ (Zurich Technical University), Italy, Spain.





New pixel detectors

Idea from Parker & Kenney



- short charge collection distance (GOOD)
insensitive regions for tracks passing through electrode pillars.
e.g. 90° tracks (BAD)
- interleaved electrode pillars → capacitance (BAD)




CMOS particle sensors (MAPS)



Use signal from ionizing particles in CMOS bulk.



- commercial standard CMOS process -> low cost
- signal collection by diffusion only -> speed, spread
- typical signal ~ 1000 electrons on n-wells contacts
- typically few unipolar pixel transistors in p-well
- very small pixels with very low noise ~20electrons
- rolling shutter to avoid random chip internal X-talk
- well suited for high precision & low rates
- 0-suppression in CMOS periphery -> digital readout



STAR Pixel Upgrade (planned for 2014)


- 2 layers at 2.5cm / 8cm
- Mimosa 28 chip (“Ultimate”) in AMS-0.35 CMOS
Developed by the group from Strasbourg
(P. Winter & W. Dulinski))

- pixel size 20.7
- chip size 20mm x 23mm
- position resolution ~10
- 200 nsec per row scan






Pixel detector comparison




Monolithic Pixel and DEPFET

(many variants)



Hybrid Pixel



Pixel area	25 μm^2	400 μm^2	10000 μm^2
Speed	< 1 kHz	kHz - MHz	> 10 MHz
Radiation hardness	< 50 krad	< 20 Mrad	> 250 Mrad
Applications:	SLD@SLAC, R&D for pixels@ILC	STAR@RHIC (MAPS), BELLE@SuperKEKB (DEPFET), Alice, mu3e R&D for pixels@ILC	CMS, ATLAS & ALICE@LHC SLHC upgrades

Thank you for your attention.

Spare slides

Detector Performance – Example I, Atlas



Charge measured in the Atlas pixel detector used for DeDx type of measurement, to distinguish different particle types: μ/π , K, p, d.

Proves that the charge resolution is very good and that the analog signal calibration is (almost) perfect.

