



The Design, Construction & Performance of the CMS Pixel Detector

Danek Kotlinski/PSI Vilnus, 28/11/2019



Content:

- 1) Introduction
- 2) Design
- 3) Construction & Performance
- 4) Upgrades
- 5) Future detectors





Introduction



LHC/CMS







CN

11/27/19

PAUL SCHERRER INSTITUT

Danek Kotlin

PAUL SCHERRER INSTITUT



Why pixels?



Example event from CMS. July 10th 2012, run 198609, 78 collisions in one event



How can we reconstruct all these tracks?

11/27/19

Danek Kotlinski/PSI



What are pixels useful for?



Pattern recognition

High granularity allows to build track candidates out of 2 pixel hits.

Vertexing

Very good position resolution allows to find precise track impact parameter (displacement from the origin) and the track vertex (origin of the track).

Main requirements

High hit efficiency (100%). Very good position resolution.



Secondary vertex



The importance of pixel detectors



Charged tracks from a typical CMS event



The pixel detector is so important for physics analysis that the CMS rule is : If less than 97% of the pixel detector is functional the data is declared to be "not good for physics". LHC experiments have to deal with simultaneous multiple interactions. Pixel detectors make it possible to separate charge particles from individual interactions. <u>This feature</u> is essential for almost all analysis.

An example: $H \rightarrow 4$ leptons



Danek Kotlinski/PS1



Bs→µµ Analysis



Pixel detector essential for discrimination of signal versus background.



This decay is strongly suppressed in the Standard Model

Results



BF(BS0→µµ) = $3.0(+1.0,-0.9) \times 10-9$ BF(B0→µµ) < $1.1 \times 10-10$ (at 95%) (Phys. Rev. Lett. 111 (2013) 101803) Consistent with the SM predictions.

Analysis lead by the PSI group.

Performed using the CMS/CH T3 computing center located at PSI.

Danek Kotlinski/PSI





Design & Construction



Detector Requirements

- High granularity small pixel size
- Very good position resolution (10-20µm).
- Fast High Readout Speed Each collision on the average produces Hits – 4000 per event, 30 M hits/cm²/sec Pixels – 16500 per event, 150 M pixels/cm²/sec
- Large data volume for one event 66 kbytes at 40MHz interaction rate – 2.6 Tbytes/sec (internal rate) at 100kHz trigger rate - 6.6 Gbytes/sec (readout rate)
- Radiation:

instant particle fluences up to $\sim 10^8$ particles/cm²/sec integrated fluence up to -10^{16} particles/cm², dose 100 Mrad (1 MGy)

- Has to run cold (-20/30 deg) needs active cooling (remove a few kW)
- Low mass (light mechanics) not to disturb the rest of the experiment

Some of these requirements are contradictory!



CMS Pixels - Analog readout





Make use of the large charge drift in Magnetic field (Lorenz angle) to enhance the charge sharing and therefore the position resolution.

Therefore CMS can use <u>almost</u> square pixels 100 * 150 μ m²

good position resolution -> charge interpolation -> <u>low pixel thresholds</u>



Design – Hybrid Pixels



Some design parameters had to be fixed in **mid 90-ties**.

The only realistic choice at that time was a **hybrid detector** with a **silicon senor** bump bonded to a silicon **CMOS readout chip**.

Sensor:

Both Diamond and GaAs sensor were considered. Silicon won by far!

Readout chips:

Several technologies were considered. For a while it looked like the DMILL process was the winner. Finally we all went to 0.25 micron CMOS IBM.

Bump bonding:

Very new technology in 2000. Several companies learnt how to do it (IZM, AMS, VTT) <u>PSI developed its own bump-bonding in-house</u>!





CMS Module Design





PAUL SCHERRER INSTITUT



High Density Interconnect (HDI)





A sandwich of Kapton an Cu (3 layers), a very thin (~50um) flex print.

Has to stand high radiation & 1000V

Designed by us, manufactured in industry

Details



PAUL SCHERRER INSTITUT

Designed at PSI, produced at CiS in Erfurt n-in-n p-spray design, 3.7 kOhm resistance







The whole Si wafer







The Readout chip (ROC)

250nm CMOS technology (IBM) Designed at PSI, produced by IBM/GlobalFoundries

Design



The real chip





CMS Pixel Readout Chip (ROC)



- 0.25 m CMOS technology

- 80 x 52 pixels
 power: 28 W/pixel
 pixel area: 100 mx 150 m
 1.3 M transistors

Sensor to ROC bump bonding



indium bumps





CMS Module Design





A Ready module







Mechanics







Carbon fibre structures (ladders) to hold modules

Evaporative CO2 cooling at high pressure uses StainlessSteel pipes 1.7mm ID, 50um wall thickness. PAUL SCHERRER INSTITUT

After Ladder/layer integration







Danek Kotlinski/PSI

PAUL SCHERRER INSTITUT **Important construction steps: the supply tubes**

Many electrical components are not directly on the pixel modules but in the so called supply tube. which also brings all the electric power and cooling.



11/27/19









Installation in CMS









Performance



Cluster charge (Landau) – comparison with simulations



Measured cluster charge distribution compare with MC simulations.





The good quality of the data-MC comparison shows that we understand our detectors very well.



Position resolution





Position resolution in the longitudinal direction, varies strongly with the track angle.

Position resolution in the transverse direction is about **10.4 um**





Hit Efficiency





L1 - 400MHz/cm2



Detector Performance











Is the detector performance good enough to measure things like this?







Operations



Radiation Effects



Phase0/1 detector will have to survive $\sim 2-3 *10^{15}$ particles/cm². For Phase2 (High Luminosity LHC) it will be much more.

- 1) **Sensor damage** increased leakage currents Seen from the beginning (see next slide).
- Sensor damage partial depletion, charge trapping, need to increase the bias voltage. But we clearly see the full depletion voltage change.
- 3) Single Event Upsets (SEUs) change of state 0<->1 in flip-flops due to the passage of a heavy ionizing particle.
 First observations at instant luminosities of 10³³ (2.5*10⁶ particles/cm²/sec).
 The effect manifests itself by a sudden change in some readout parameter.
 Detector reconfiguration brings it back to normal.
- 4) ROC (Readout chip) damage change of the internal voltages due to irradiation.

PAUL SCHERRER INSTITUT

Bias scans





500

PAUL SCHERRER INSTITUT

Trapping Charge Losses







Charge Loss in CMS Pixels







Transistor Effects



This is another example of how radiation affects electronic circuits.

At the surface of silicon chips there are areas of Si-oxide. Ionization from passing charged particles will create charge also there.

The charge will not be removed and will remain trapped for a long time. In the gate area of a transistor this charge will be equivalent to a voltage applied to the gate, and therefore will cause a "threshold shift".

-> CMOS deep-submicron technology reduces this effect -> thin layers

Special "**radiation tolerant**" transistor design



Figure 8.3: The nmos "standard" layout, and three solutions proposed to the leakage current problem: A) Side gate layer expanded. B) Extended thin oxide region. C) The Enclosed Layout NMOS Transistor.



Single Event Upset

CMS

Now we turn our attention to the readout chip (ROC).

- many transistors (the CMS readout chip has 1.3M transistors).
- each of them is sensitive to a Single Event Upset (SEU).

Remember:

A hadronic reaction (e.b. pion absorption) can dump a <u>few MeV</u> of energy <u>in a few microns.</u>

If the affected volume is close to the transistor sensitive area the transistor might switch its state.

For example: a memory cell can switch form 0 -> 1 or vice versa.

All electronics close to the detector will be affected.

Many SUEs remain unseen

e.g. a single pixel might stop to respond, no big deal (1 out of 66M). But when a whole readout channel stops working (1 module) the result can be **very dramatic!**

The readout system of CMS stops and we (the pixel operators) suffer abuses from the rest of the collaboration.







Phase 1 Upgrade



Phase-0 pixel detector: performance evolution



Pixel barrel position resolution measured with 2015 collisions.

Transverse (rφ) direction



Hit efficiency versus luminosity



Loss of efficiency beyond 10³⁴



Upgrade project

CMS

New upgraded pixel detector ("phase-1") Build in 2013-2016



4 (r_{min} 29mm) barrel layers instead of 3 (r_{min} 43mm). 3 forward disks instead of 2.

BPix: by the CH (PSI, ETHZ, UZH), Germany (DESY, UH, Aachen, Karlsruhe), CERN/Helsinki/Taiwan and INFN-Italy. FPix: USA (FNAL, Purdue, Nebraska, Chicago, Kansas, JHU)



Phase-1 Upgrade



Phase-1 BPix detector assembled at PSI in <u>10-12/2016</u>



Transported to CERN <u>7/2/2017</u> Installation <u>28/2/2017</u>

11/27/19

Danek Kounski/PSI







PAUL SCHERRER INSTITUT





Phase 2 Pixel Detector Upgrade

In the future (2026-35) the LHC collider will be upgraded to High-Luminosity.

The data rates will become 10 times larger and the radiation damage will increase 10 fold.

This new conditions will require a new pixel detector.

It is being designed now and will be installed in 2026 after the so called Long-Shutdown 3. The design will be similar, the "hybrid", type.



Phase 2 Pixel Detector Upgrade







Phase 2 Pixel Detector Upgrade

CMS

•expected fluence: $\sim 2x10^{16} n_{eq}^{2}/cm^{2}$ in first layer

charge trapping reduces signal cluster charge and thus single hit efficiency
solution: reduce drift distance



thin-planar sensor

- → drift length L<200µm (now: 300µm)
- → n-in-p (e signal)
- outer and possibly also innermost layers/rings



3D sensor

- → shorter drift length L
- → lower depletion voltage
- → technically more challenging
- → inner layer (at most one)





Phase-2 Pixels

Pixel size

affects

- → two-track separation
- → detector occupancy
- → high-p_{τ}-track resolution

factor 6 smaller pixels: (50x50)μm² or (25x100)μm² current pixel detector: (150x100)μm² thickness 100-150 um.



Readout chip

•RD53 Collaboration (20 institutes, CMS+ATLAS) develops demonstrator chip for 2016 •65nm CMOS technology

- → low power
- → radiation tolerant (up to 1Grad)
- larger hit rate (2GHz/cm²)
- increased trigger rate/latency (1MHz/12.5µs)
- low effective threshold (~1000e)





Phase 2 Pixel activities



Our institute (PSI) together with the University of Zurich is involved in the building or Endcap pixels ("epix" or "TEPX"). Also involved in TEPX are: Hamburg, Zagreb, Helsinki

TFPX (Forward pixel disks) are build in USA.

TBPX (Barrel) is build ETHZ (Zurich Technical University), Italy, Spain.





New pixel detectors



Charge Collection in 3D Detectors





Idea from Parker & Kenney

 short charge collection distance (GOOD) insensitive regions for tracks passing through electrode pillars.

e.g. 90° tracks (BAD)

• interleaved electrode pillars \rightarrow capacitance (BAD)



PAUL SCHERRER INSTITUT

CMOS particle sensors (MAPS)

Use signal from ionizing particles in CMOS bulk.

commercial standard CMOS process -> low cost signal collection by diffusion only -> speed, spread typical signal ~ 1000 electrons on n-wells contacts typically few unipolar pixel transistors in p-well very small pixels with very low noise ~20electrons rolling shutter to avoid random chip internal X-talk well suited for high precision & low rates 0-suppression in CMOS periphery -> digital readout

STAR Pixel Upgrade (planned for 2014)

- 2 layers at 2.5cm / 8cm
- Mimosa 28 chip ("Ultimate") in AMS-0.35 CMOS Developed by the group from Strasbourg (P. Winter & W. Dulinski))
 - pixel size 20.7
 - chip size 20mm x 23mm position resolution ~10
 - 200 nsec per row scan









15



P(1) P(2) P(1) n n- n n- n p-Type Silicon t(1) t(2) t(2) t(3)

Pixel detector comparison



Pixel area

Radiation hardness

Applications:

Speed

CM





Thank you for your attention.

Spare slides



Detector Performance – Example I, Atlas



Charge measured in the Atlas pixel detector used for DeDx type of measurement, to distinguish different particle types: μ/π , K, p, d.

Proves that the charge resolution is very good and that the analog signal calibration is (almost) perfect.

