



环形正负电子对撞机
Circular Electron Positron Collider



中国科学院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences



華中師範大學



大連民族大學
Dalian Minzu University



山東大學
SHANGDONG UNIVERSITY

Development of high resolution low power silicon pixel sensors for the CEPC vertex detector

Qun Ouyang (IHEP)

On behalf of the study group

ICHEP 2020 | PRAGUE

28 July 2020 to 6 August 2020

virtual conference

Europe/Prague timezone

Outline:

- ◇ Introduction
- ◇ Updates on CPV3(SOI) and JadePix3(CMOS)
- ◇ Perspective for the next step
- ◇ Summary

Introduction: requirements (CDR)

- **On the pixel sensor for the efficient tagging of heavy quarks**
- To achieve S.P. resolution
 - Digital pixel with in-pixel discriminator $\sim 16 \mu\text{m}$
 - Analog pixel $\sim 20 \mu\text{m}$ (heavily rely on power pulsing as in the ILC)
- To lower the material budget
 - Sensor thickness $\sim 50 \mu\text{m}$
 - Heat load $< 50 \text{ mW/cm}^2$ constrained by air cooling
- To tackle beam-related background
 - $\sim \mu\text{s}$ level readout, **25 ns beam spacing @ Z-pole operation**
 - 3.4 Mrad/year & $6.2 \times 10^{12} n_{\text{eq}} / (\text{cm}^2 \cdot \text{year})$

$$\sigma_{r\phi} = 5 \mu\text{m} \oplus \frac{10}{p(\text{GeV}) \sin^{3/2} \theta} \mu\text{m}$$

ILD-like double-sided concept without power-pulsing mode

Physics driven requirements

$\sigma_{\text{s.p.}}$ **2.8 μm**

Material budget **0.15% X_0 /layer**

r of Inner most layer **16mm**

Running constraints

→ Air cooling

→ beam-related background

→ radiation damage

Sensor specifications

Small pixel $\sim 16 \mu\text{m}$

Thinning to $50 \mu\text{m}$

low power 50 mW/cm^2

fast readout $\sim 1 \mu\text{s}$


radiation tolerance

$\leq 3.4 \text{ Mrad/year}$

$\leq 6.2 \times 10^{12} n_{\text{eq}} / (\text{cm}^2 \text{ year})$


Ref: CEPC Conceptual Design Report, Volume II - Physics & Detector, <http://cepc.ihep.ac.cn/>

Overview of R&D activities



CMOS pixel sensor


- TowerJazz CIS 0.18 μm process
- Quadruple well process
- Thick ($\sim 20 \mu\text{m}$) epitaxial layer
- with high resistivity ($\geq 1 \text{ k}\Omega \cdot \text{cm}$)




SOI pixel sensor

- LAPIS 0.2 μm process
- High resistive substrate ($\geq 1 \text{ k}\Omega \cdot \text{cm}$)
- Double SOI layers available
- Thinning and backside process

Towards Baseline Requirements: CMOS and SOI R&D in Synergy




Overview of R&D activities



CMOS pixel sensor


- TowerJazz CIS 0.18 μm process
- Quadruple well process
- Thick ($\sim 20 \mu\text{m}$) epitaxial layer
- with high resistivity ($\geq 1 \text{ k}\Omega\cdot\text{cm}$)




SOI pixel sensor

- LAPIS 0.2 μm process
- High resistive substrate ($\geq 1 \text{ k}\Omega\cdot\text{cm}$)
- Double SOI layers available
- Thinning and backside process

Towards Baseline Requirements: CMOS and SOI R&D in Synergy






Overview of R&D activities (cont.)



CPV3: an novel design with SOI-PDD process

■ Pinned Depleted Diode process proposed by Shoji Kawahito (Shizuoka U.)

- Pinned Si surface layer → reduction of surface leakage by 2 orders
- Depleted charge collection electrode → reduction of diode capacitance
- Lateral electric field → improved charge collection efficiency






Ref: Sensors 2018, 18, 27; doi:10.3390/s18010027

CPV3 design




- **Sensing node AC-coupled to the amplifier to allow V_{bias} up to +10V**
 - Minimize the capacitance at pixel pitch $16\ \mu\text{m} \times 20\ \mu\text{m}$
- Common Source (CS) amplifier, DC gain = 13
- Cascode stage + current source, discriminator
- Statistical simulation, FPN = $12\ e^-$ * CPV2: $114\ e^-$
- Mask area: $6\text{mm} \times 6\text{mm}$
 - Optimized for low FPN
 - Pixel matrix divided as 45 regions, to verify design options
 - Rolling shutter readout

ZG Wu, HSTD12, 14-18
Dec.2019, Hiroshima, Japan




Sensor tests

- Leakage current components
 - Dominated by the peripheral and bpw
 - Sum of sensing diode \sim nA
- $V_{\text{diode}} = +4\text{V}$ suppressed leakage on bpw and peripheral
 - Increased barrier potential





Calibration with ^{55}Fe X-ray

- $V_{\text{diode}} = +4\text{V}$, $V_{\text{bpw}} = 0\text{V}$, $V_{\text{back}} = -60\text{V}$
- Charge collected in a 3*3 cluster
- Wider peak spread of 5*5 cluster due to electrical noise
- Equivalent $C_d = 12\text{fF}$



Verification of C_d reduction

- $V_{back} = -60V$, $V_{bpw} = 0V$, increase V_{diode}
 - Proof of PDD bias concept
- Expected to be 4fF@4.4V + parasitic capacitance
 - Parasitic capacitance from the routing, AC capacitor and input transistor
 - Partially confirmed by RC extraction (simulation)



More tests to do

- Optimize the operation of pixel circuit
 - Compare different structures
- Noise and threshold measurement
- Laser test or beam test next year
 - the outcome of full characterization
 - and possible scheme together with CMOS sensor

JadePix3: fully functional prototype with small pixel design


Small pixel: Low power FE + Rolling shutter Readout

■ Specification:

- Spatial resolution
 - $\sim 3 \mu\text{m}$
 - Initial pixel size $16 \mu\text{m} \times 20 \mu\text{m}$
 - $\text{FPN} < 20e^-$
- Power consumption
 - $< 100\text{mW}/\text{cm}^2$
 - Measureable




■ Rolling shutter readout

- $512 \text{ row} \times 192 \text{ col}$
- One row selected at a time
- 102 μs to finish 512 rows
- Every 48 columns fed into the Priority Encoder at the end of columns.



JadePix3: Diode & Front-end design

- Sensing diode: negatively biased for high Q/C
 - Electrode size $4 \mu\text{m}^2$, with a small footprint $36 \mu\text{m}^2$
- Frontend: **tradeoff between layout area and FPN**
 - Reduction on the layout area, $\sim 200 \mu\text{m}^2$
 - Improvement on the FPN = $3.1e^-$ (simulation)
 - A low power version (20nA), equivalent to $9 \text{ mW}/\text{cm}^2$



JadePix3: chip status

P Yang, CEPC workshop, Nov.2019

YP Lu, HSTD12, 14-18 Dec.2019, Hiroshima, Japan

- Submitted in Oct. 2019
- Process finished in May 2020
- Diode, minimum size
 $S_{\text{diode}}=4\mu\text{m}^2$, $S_{\text{footprint}}=36\mu\text{m}^2$, $C_{\text{diode}}\sim 4\text{-}5\text{fF}$
- Front-end, 2 versions
 - FE_V0, FE_V1 (20nA, 60nA)
- Pixel digital, 3 versions
 - DGT_V0, DGT_V1, DGT_V2
- Pixel area
 - $16\times 26\mu\text{m}^2$
 - $16\times 23.11\mu\text{m}^2$

Estimated: $\sim 55\text{mW}/\text{cm}^2$:


- $9\text{mW}/\text{cm}^2$ (pixel array)
- $30\text{mW}/\text{cm}^2$ (zero suppression & data buffer)
- $6.25\text{mW}/\text{cm}^2$ (Serializer)
- $5\text{mW}/\text{cm}^2$ (PLL)
- $4\text{mW}/\text{cm}^2$ (LVDS)

Test plan

- May - Aug. 2020
 - Sub-board to mount the chip into readout system
 - Readout system debugging
- Sep. 2020 - Feb. 2021
 - Characterization of individual parts on chip
 - Optimization of operation
 - ^{55}Fe 5.9 keV X-ray calibration
- Sometime in 2021
 - Beam test

Sector	Diode	Front-end	Pixel digital	Pixel layout
0	$2 + 2\mu\text{m}$	FE_V0	DGT_V0	$16\times 26\mu\text{m}^2$
1	$2 + 2\mu\text{m}$	FE_V0	DGT_V1	$16\times 26\mu\text{m}^2$
2	$2 + 2\mu\text{m}$	FE_V0	DGT_V2	$16\times 23.11\mu\text{m}^2$
3	$2 + 2\mu\text{m}$	FE_V1	DGT_V0	$16\times 26\mu\text{m}^2$

Perspective for the R&D of next few years



Design parameters of the CEPC vertex system in CDR

	R(mm)	Z (mm)	$\sigma(\mu\text{m})$	material budget
Layer 1	16	62.5	2.8	0.15 $\%$ /X ₀
Layer 2	18	62.5	6	0.15 $\%$ /X ₀
Layer 3	37	125.0	4	0.15 $\%$ /X ₀
Layer 4	39	125.0	4	0.15 $\%$ /X ₀
Layer 5	58	125.0	4	0.15 $\%$ /X ₀
Layer 6	60	125.0	4	0.15 $\%$ /X ₀

- Optimization for system requirements: resolution, radiation level, Z-pole operation mode, ...
- Development of CMOS sensors with fast readout and time stamp
- Exploration of new process
 - 3D process → SOI-3D accessible via SOIPIX
 - Ultra-light, self-supported layers with stitching CMOS sensors


SOI based 3D integration

SOFIST

T-Micro process

Miho Yamada, 3D Integrated Pixel Sensor with Silicon-on-Insulator Technology for the International Linear Collider Experiment, IEEE 3DIC, Sendai, October 8th, 2019

Hit Map (50 kEvents)





Connection yield > 99.9%


	SOFIST1	SOFIST2	SOFIST3	SOFIST4 (3D)
				<p>3D integration by T-Micro</p>
Functions (On Chip)	Column ADC (8 bit)	Column ADC (8 bit) Zero-suppression logic	Column ADC (8 bit)	Column ADC (8 bit)
Wafer	FZ n-type (Single SOI)	Cz p-type (Double SOI)	FZ p-type (Double SOI)	FZ p-type (Double SOI)
Wafer Resistivity (kΩ·cm)	2 ≤	1 ≤	3 - 10	3 - 10
Status	Delivered (Dec. 2015) Position resolution ~1.4 μm	Delivered (Jan. 2017) Time resolution ~1.55 μs	Delivered (May. 2018) Under evaluation	Delivered (Jan. 2019 ~)

Development of SOI-3D chip for CEPC


- Faster and low power
 - Timing $\sim 1\mu\text{s}$, hit registered at the fast falling edge
 - Power consumption $\sim 50\text{mW}/\text{cm}^2$
 - Shrink the pixel size by SOI-3D
- Continuous readout mode (AERD)
 - Compatible with trigger mode
- CPV4_3D submission plan \sim Nov.2020



Output Waveform of Discriminator




pixel layout (analog)



Digital Pixel Section

Priority encoder

ALICE ITS3 with stitching CMOS technology



- ▶ New beam pipe:
 - “old” radius/thickness: 18.2/0.8 mm
 - new radius/thickness: 16.0/0.5 mm
- ▶ Extremely low material budget:
 - Beam pipe thickness: 500 μm (0.14% X_0)
 - Sensor thickness: 20-40 μm (0.02-0.04% X_0)
- ▶ Material homogeneously distributed:
 - essentially zero systematic error from material distribution


Beam pipe Inner/Outer Radius (mm)	16.0/16.5		
IB Layer Parameters	Layer 0	Layer 1	Layer 2
Radial position (mm)	18.0	24.0	30.0
Length (sensitive area) (mm)	300		
Pseudo-rapidity coverage	± 2.5	± 2.3	± 2.0
Active area (cm ²)	610	816	1016
Pixel sensor dimensions (mm ²)	280 x 56.5	280 x 75.5	280 x 94
Number of sensors per layer	2		
Pixel size (μm^2)	O (10 x 10)		

Similar layout with CEPC layer 1-3


An ultra light structure vertex layout

ZG Wu, Optimization on silicon detectors at CEPC, CEPC workshop, Nov.2019, Beijing

	R(mm)	Z (mm)	$\sigma(\mu\text{m})$ (layout1/layout2)	material budget
Layer1	16	62.5	4/2.8	0.05% X_0
Layer2	24	62.5	4/4	0.05% X_0
Layer3	32	125	4/4	0.05% X_0
Layer4	40	125	4/4	0.05% X_0
Layer5	50	125	4/4	0.05% X_0
Layer6	60	125	4/4	0.05% X_0



- Technology to be explored with 55 nm CiS process
- Joint effort of CCNU and IHEP




Comparing with **baseline layout**

- better performance ($\sim 20\%$ improvement) for **layout1** at low momentum, but poor performance at high momentum
- both within the **requirement**

Summary

- Stringent requirements for CEPC vertex detector have driven R&D programs
- CMOS and SOI development in synergy
 - Following the same roadmap
 - Using the same readout system
- JadePix3 and CPV3 produced, and tests underway in parallel
- CPV4_3D design is ongoing, and stitching CMOS technology will be explored
- A Pixel Vertex prototype being built (to be finished in 2023) but it was not covered in this talk



Acknowledgements

Study team

- **IHEP:** Yunpeng Lu, Ying Zhang, Yang Zhou, Zhigang Wu, Longlong Song, Jing Dong, Qun Ouyang
- **CCNU:** Ping Yang, Weiping Ren, Le Xiao, Di Guo, Chenxing Meng, Anyang Xu, Xiangming Sun
- **Dalian Minzu Univ:** Zhan Shi
- **SDU:** Liang Zhang

This work is supported partially by

- *the National Key Program for S&T Research and Development (2016YFA0400400, 2016YFE0100900)*
- *the National Natural Science Foundation of China (11605217, 11575220, 11935019)*
- *the CAS Center for Excellence in Particle Physics (CCEPP)*

Thank you for your attention!

Backup

Updated Parameters of Collider Ring since CDR

	Higgs		Z (2T)	
	CDR	Updated	CDR	Updated
Beam energy (GeV)	120	-	45.5	-
Synchrotron radiation loss/turn (GeV)	1.73	1.68	0.036	-
Piwinski angle	2.58	3.78	23.8	33
Number of particles/bunch N_e (10^{10})	15.0	17	8.0	15
Bunch number (bunch spacing)	242 (0.68 μ s)	218 (0.68 μ s)	12000	15000
Beam current (mA)	17.4	17.8	461.0	1081.4
Synchrotron radiation power /beam (MW)	30	-	16.5	38.6
Cell number/cavity	2	-	2	1
β function at IP β_x^* / β_y^* (m)	0.36/0.0015	0.33/0.001	0.2/0.001	-
Emittance ϵ_x/ϵ_y (nm)	1.21/0.0031	0.89/0.0018	0.18/0.0016	-
Beam size at IP σ_x/σ_y (μ m)	20.9/0.068	17.1/0.042	6.0/0.04	-
Bunch length σ_z (mm)	3.26	3.93	8.5	11.8
Lifetime (hour)	0.67	0.22	2.1	1.8
Luminosity/IP L ($10^{34} \text{ cm}^{-2}\text{s}^{-1}$)	2.93	5.2	32.1	101.6

Luminosity increase factor:

$\times 1.8$

$\times 3.2$

Br(H->bb, cc) measurement

- Br (H -> cc) is extremely sensitive to the vertex design
- Br (H -> bb) is not really sensitive to the vertex design

ZG Wu, Optimization on silicon detectors at CEPC, CEPC workshop Nov.2019


	Scenario A (Aggressive)	Scenario B (Baseline)	Scenario C (Conservative)
Material per layer/ X_0	0.075	0.15	0.3
Spatial resolution/ μm	1.4 - 3	2.8 - 6	5 - 10.7
R_{in}/mm	8	16	23

	Scenario A	Scenario B	Scenario C
$\epsilon \cdot p$	0.133 ± 0.002	0.095 ± 0.001	0.078 ± 0.001
	41%		-22%

$\sigma_{SP} < 2.8 \mu\text{m}$
very difficult

Table 4. Maximum $\epsilon \cdot p$ value comparison for the $Br(H \rightarrow b\bar{b})$ measurement.

	Scenario A	Scenario B	Scenario C
$\epsilon \cdot p$	0.925 ± 0.001	0.914 ± 0.001	0.900 ± 0.001
	1%		-1.5%



$$\epsilon \cdot p = 0.095 \left(1 - 0.14 \frac{\Delta x_{\text{material}}}{x_{\text{material}}}\right) \left(1 - 0.09 \frac{\Delta x_{\text{resolution}}}{x_{\text{resolution}}}\right) \left(1 - 0.23 \frac{\Delta x_{\text{radius}}}{x_{\text{radius}}}\right)$$


Z. Wu, et al., Study of vertex optimization at the CEPC, 2018 JINST 13 T09002

7

Same layout as in CDR

Q Ouyang, CEPC CDR review, Sept.2018

- $\sigma_{sp}=4\mu\text{m}$ for L1 and L2
- $\sigma_{sp}=3\mu\text{m}$ for combination of L3 and L4, and combination of L5 and L6




JadePix3: Periphery data processing

- Zero suppression at the end of column
 - Each 48 columns divided into 16 blocks
 - 'Fired' blocks identified sequentially by a 4-bit priority encoder
 - $12.5 \text{ ns} * 16 \text{ blocks} = 200 \text{ ns/row}$

Only **hit information** fed into FIFO

Row #	Block #	hits in block
9-bit	4-bit	3-bit


- FIFO R/W clk: 80 MHz
- FIFO depth: 48
- Data stream steered by a Finite State Machine
- Data after 8b/10b: 800 Mbit/s
- Estimated Power consumption 76mW
 - 15mW (Zero suppression), 25mW (Serializer), 20mW (PLL), 16mW (LVDS)



CPV4_3D: Readout mode

■ Continuous readout

- `strobe == 1`
- Timing by falling edge $\sim 1\mu\text{s}$



■ Triggered readout

- Strobe as gate signal
- Timing by trigger $\sim 5\mu\text{s}$

