

A. R. C. A. D. I. A.

Advanced Readout CMOS Architecture Depleted Integrated Array

F. Alfonsi, G. Ambrosi, A. Andreazza, E. Bianco, S. Beolè, M. Caccia, A. Candelori, D. Chiappara, T. Corradino, T. Croci, M. Da Rocha Rolo, G. F. Dalla Betta, A. De Angelis, G. Dellacasa, N. Demaria, L. De Cilladi, B. Di Ruzza, A. Di Salvo, D. Falchieri, M. Favaro, A. Gabrielli, L. Gaioni, S. Garbolino, G. Gebbia, R. Giampaolo, N. Giangiacomi






P. Giubilato, R. Iuppa, M. Mandurrino, M. Manghisoni, S. Mattiazzo, C. Neubüser, F. Nozzoli, J. Olave, L. Pancheri, D. Passeri, A. Paternò, M. Pezzoli, P. Placidi, L. Ratti, E. Ricci, S. B. Ricciarini, A. Rivetti, H. Roghieh, R. Santoro, A. Scorzoni, L. Servoli, F. Tosello, G. Traversi, C. Vacchi, R. Wheadon, J. Wyss, M. Zarghami, P. Zuccon



Overview and goals

- The ARCADIA project aims to develop a **design and fabrication platform** for large-area CMOS sensor
- Target applications: space, medical and detectors at lepton colliders.
- Use a proven sensor (SEED) with good radiation tolerance and full depletion.
- Require a designed characterized by a scalable architecture over large area.



Medical

- Low power ($\leq 40 \text{ mW/cm}^2$)
- Medium rate $\approx 10 \text{ MHz} - 100 \text{ MHz/cm}^2$
- Ultra low material budget (low energy)
- Very large area ($\geq 16 \text{ cm}^2$)
- 3-side buttable
- Low to medium rad-tolerance $\approx 10 \text{ kGy}$

Lepton collider

- Low power ($\leq 40 \text{ mW/cm}^2$)
- Medium rate $\approx \underline{10 \text{ MHz} - 100 \text{ MHz / cm}^2}$
- Very low material budget
- Large area ($\geq 6 \text{ cm}^2$)
- 3-side buttable
- Low to medium rad-tolerance $\approx 10 \text{ kGy}$

Space

- Ultra low power ($\leq 10 \text{ mW/cm}^2$)
- Very low rate $\approx \text{kHz/cm}^2$
- Low material budget
- Large area ($\geq 6 \text{ cm}^2$)
- 3-side buttable
- Low rad-tolerance $\approx 1 \text{ kGy}$



Target specifications

	Min	Max	Note
Power consumption	10 mW/cm ²	20 mW/cm ²	
Pixel pitch	-	25 μ m	In demonstrator the largest dictated by CCE
Matrix area	4 cm ²	24 cm ²	1 cm ² in the first demonstrator
Hit Rate	10 MHz/cm ²	100 MHz/cm ²	Assuming 4 px/hit
Timing resolution	O (1 μ s)	O (10 μ s)	For first demonstrator
Radiation hardness	-	5 kGy	Clearance required if > 5 kGy (lepton collider)

Main features

- Clockless matrix (to minimize power dissipation)
- Trigger-less readout
- Binary readout (with pixel masking)
- Easy replicable, identical sections (512 × 32 px each in the demonstrator)
 - Scalable architecture able to cope with 2048 pixel high sections
 - One output link per section (with power-off and bypass for space-mode operations)
- Ultra low power “space” mode, using only one high speed output for all the sections.



Fully depleted sensor

The ARCADIA design uses a sensor solution (SEED) developed in collaboration with LFoundry to achieve uniform, full depletion over thicknesses of few hundreds microns by virtue of a patterned backside (4 mask process).


Technology: 110 nm CMOS CIS technology, high-resistivity bulk

Full depletion with fast charge collection

Both NMOS and PMOS transistors, **6 metal layers**

Custom patterned backside (patented) with **LFoundry**

50 μm to 500 μm sensor thickness (more if necessary)








A "thin" 100 μm thickness version has been also successfully produced and tested



Full depletion achieved on 300 μm thick sensor

The sensor becomes fully depleted, with uniform field below the pixel wells, for voltages above 140 V for a 300 μm thick detector. The same happens at lower voltages (60 V) for a thinner version of 100 μm thickness.







Sensor radiation hardness

The sensor behaves well respect to ionizing radiation. Initial measurements for TID done using x-rays (Seifert machine) show how the gain (calibrated with ^{55}Fe source) is only slightly affected up to about 1 kGray (100 kRad).

Gain vs total dose




Noise vs total dose





Demonstrator production engineering run (September 2020)



Various test structures:



- Smaller matrices
- Sensor design modifications
- Macro-pixels (strips of 25 μm and 50 μm)

Two main matrices of 512×512 pixels, implementing two different front-end topologies (see next slides)



Matrix demonstrator characteristics


The first prototype embeds two 512×512 pixel matrices (different front-ends), divided into 16 identical sections. Each section has a dedicated bias and readout blocks, plus a I/O stage for 320 Mb/s data transmission.




- Pixel size: $25 \mu\text{m} \times 25 \mu\text{m}$
- Matrix core 512×512 , side-butable.
- Matrix, EoC architecture, data links scalable to 2048×2048
- Trigger-less binary data readout, up to 10-100 MHz/cm²



ALPIDE-like and Bulk-Driven front ends



ALPIDE-like front-end




Bulk-driven front-end

- Pixel area: $25 \times 25 \mu\text{m}^2$
- Diode area: $9 \times 9 \mu\text{m}^2$
- Analog circuits area: $223 \mu\text{m}^2$



Architecture: custom modular readout


The first prototype embeds a 512×512 pixel matrix, divided into 16 identical sections. Each section has a dedicated bias and readout blocks, plus a I/O stage for 320 Mb/s data transmission.





Architecture: clusterizing within the matrix

Within a double column the pixels are organized into “cores”, to optimize the readout of multiple pixels clusters. The readout is tokenized, with the clock running only on the periphery.




2 × 4 pixel Regions, divided into **Master** (2 × 2) and **Slave** (2 × 2)

- Slaves (w/o readout) choose a Master: its own (top), or the preceding one (bottom)
- Masters propagate 2×4 pixel data packet to periphery, then await the Acknowledge pulse
- Significant reduction of column occupancy and readout clock



Architecture: outputs

High-rate mode




The Section Output Unit comprises:

- a 320MHz DDR Serializer
- an 8b10b encoder
- an SLVS Transmitter

The SOU keeps constant data flow.

Packets are 40-bits long with 8/10 encoding

Slow-rate (space) mode




- At 320MHz DDR, SOU sends a packet every 62.5ns
- SOU can read data from the SRUs at 16MHz
- If the SRU FIFO is empty, the SOU sends a synchronization packet



Architecture: verification and performance simulation

Extensive simulation using database-retrieved and/or monte-carlo simulated clusters reflecting different particle types and sensor thicknesses, with spatial and time distribution defined by application-specific file representing the expected particle flux (in space and time) for that scenario.




10 MHz / cm² uniform (Poissonian in time)

Final Summary:		
Matched hits:	395008/	395199 (99.952% of sent)
Timing displaced hits:	292594/	395199 (74.037% of sent)
Deadtime (not injected) hits:	190/	395199 (0.048% of sent)
Ghost hits:	0/	395009 (0.000% of recv)
Duplicate hits:	0/	395009 (0.000% of recv)
Missing hits:	0	

Time-walk vs charge
look up tables from
back-annotated
simulations to
realistically simulate
the time evolution of
each cluster pixel

100 MHz / cm² uniform (Poissonian in time)

Final Summary:		
Matched hits:	393007/	395245 (99.434% of sent)
Timing displaced hits:	287460/	395245 (72.730% of sent)
Deadtime (not injected) hits:	2229/	395245 (0.564% of sent)
Ghost hits:	0/	393008 (0.000% of recv)
Duplicate hits:	0/	393008 (0.000% of recv)
Missing hits:	8	





Conclusions

Sensor

- Proven, patented **fully-depleted** sensor solution (SEED)
- Thickness available in the **100 μm – 500 μm** range.
- Radiation tolerant to **5 Gy** (500 kRad) **TID** with minimal degradation, up to **100 Gy** with **2 \times noise**.
- Testing with reactor **neutrons** (MeV range) ongoing.

Front-end

- Two front-end solutions, **ALPIDE-like** and **Bulk-Driven**.
- Similar performances, better timing with Bulk-Driven, but with added jitter and noise
- Decision will come only after prototypes testing.

Architecture

- Low-power, clock-less matrix targeting **$\leq 20 \text{ mW/cm}^2$** dissipation and **100 MHz/cm²** hit rate.
- **Scalable**: up to large area sensor with 2048 pixels/column: **5 cm tall column** with 25 μm pitch.
- **Partial clustering and compression** embedded into the readout itself to further save power.
- Low power mode for space applications, with only one active high-speed output.

Next

- Improved, **more efficient architecture** to be tested in the second prototype (spring 2021).
- Protection against SEUs (primary protons and ions, secondary fast neutrons) (spring 2021)
- Testing **stitching** toward the realization of larger-than-reticle sensors (end 2021).

Backup