


# The Timepix4 design parameters

X. Llopart,  
On behalf of the Medipix4 Collaboration  
11<sup>th</sup> February 2020

# Medipix4 Collaboration (from 2016)



**Timepix4:** A 4-side tillable large single threshold particle tracking detector chip with improved energy and time resolution and with high-rate imaging capabilities

- CEA, Paris, France  
CERN, Geneva, Switzerland,  
DESY-Hamburg, Germany  
Diamond Light Source, Oxfordshire, England,  
UK  
IEAP, Czech Technical University, Prague, Czech Republic  
JINR, Dubna, Russian Federation  
NIKHEF, Amsterdam, The Netherlands  
University of California, Berkeley, USA  
University of Houston, USA  
University of Maastricht, The Netherlands  
University of Canterbury, New Zealand
- University of Oxford, England, UK
  - University of Geneva, Switzerland
  - IFAE, Barcelona, Spain
  - University of Glasgow, UK

**15 members**

# Timepix4 applications

- Data-Driven applications:
  - HEP:
    - Very high rate pixel telescope
    - Sensor studies (high speed)
    - Beam gas interaction (PS SPS/LHC?)
    - AeGIS/ASACUSA
    - ATLAS background rad monitor and TRD detector
    - MOEDAL
    - GEMPIX / large area TPC
    - Test vehicle for next gen LHCb-VELO with tens of ps time resolution
  - Time-of-flight mass spectrometry
  - Neutron time-of-flight imaging
  - Radiation monitors
  - Electron microscopy
  - X-ray and powder diffraction
  - Compton camera for medical diagnostics
  - Sub-pixel resolution imaging
  - Gamma and neutron imaging for nuclear industry and Homeland Security
- Frame-based imaging applications:
  - X-ray imaging in synchrotrons with extreme high rates  $> 10^9$  particles/mm<sup>2</sup>/s
- 20th Anniversary Symposium on Medipix and Timepix
  - <https://indico.cern.ch/event/782801>

# Timepix4 main requirements


- Use of a commercial 65nm CMOS process
- Build a 4-side buttable “as large as possible” pixel array
- Particle identification and tracking (Data-driven and zero suppressed)
  - Sub-ns time binning
  - Improve the energy resolution
- Imaging (frame based with CRW sequential readout)
  - Increase particle count rate
- Designers:
  - CERN: R. Ballabriga, T. Poikela, E. Santin, V. Sriskaran, N. Egidos and X. Llopart
  - Nikhef: V. Gromov and A. Vitkovskiy
  - IFAE: R. Casanova

# Timepix3 → Timepix4


		Timepix3 (2013)	Timepix4 (2019)
<b>Technology</b>		130nm – 8 metal	65nm – 10 metal
<b>Pixel Size</b>		55 x 55 µm	55 x 55 µm
<b>Pixel arrangement</b>		3-side buttable 256 x 256	4-side buttable 512 x 448 <b>3.5x</b>
<b>Readout Modes</b>	Sensitive area	1.98 cm <sup>2</sup>	6.94 cm <sup>2</sup>
	Mode	TOT and TOA	
	Event Packet	48-bit	64-bit <b>33%</b>
	Max rate	0.43x10 <sup>6</sup> hits/mm <sup>2</sup> /s	<b>3.58x10<sup>6</sup> hits/mm<sup>2</sup>/s</b> <b>8x</b>
	Max Pix rate	1.3 KHz/pixel	<b>10.8 KHz/pixel</b>
	Mode	PC (10-bit) and iTOT (14-bit)	CRW: PC (8 or 16-bit)
	Frame	Zero-suppressed (with pixel addr)	Full Frame (without pixel addr)
	Max count rate	~0.82 x 10 <sup>9</sup> hits/mm <sup>2</sup> /s	~5 x 10 <sup>9</sup> hits/mm <sup>2</sup> /s <b>5x</b>
<b>TOT energy resolution</b>		< 2KeV	< 1Kev <b>2x</b>
<b>TOA binning resolution</b>		1.56ns	<b>195ps</b> <b>8x</b>
<b>TOA dynamic range</b>		409.6 µs (14-bits @ 40MHz)	<b>1.6384 ms</b> (16-bits @ 40MHz) <b>4x</b>
<b>Readout bandwidth</b>		≤5.12Gb (8x SLVS@640 Mbps)	<b>≤163.84 Gbps</b> (16x @10.24 Gbps) <b>32x</b>
<b>Target global minimum threshold</b>		<500 e <sup>-</sup>	<500 e <sup>-</sup>

# Timepix4 floorplan arrangement

- 512 x 448 of 55 x 55  $\mu\text{m}$  pixels
- 3 “hidden” peripheries with TSV (Through-Silicon-Vias):
  - TOP Edge: Data Readout & Slow Control
    - 147 TSVs/WBs: 106 POWER/GND and 41 IO
  - BOTTOM Edge: Data Readout & Slow Control:
    - 147 TSVs/WBs: 106 POWER/GND and 41 IO
  - CENTER: Slow Control and Analog Blocks (DACs, ADC, Band-Gaps...)
    - 147 TSVs: 124 POWER/GND and 23 IO
- On-chip bump to pixel redistribution layer (RDL)
- Chip size:
  - With WB (wirebonds extenders): 29.96 mm x 24.7 mm
    - >93.7% active area (28.16mm x 24.64mm)
  - Without WB (TSV Only) : 28.22 mm x 24.7 mm
    - >99.5% active area (28.16mm x 24.64mm)
- Control architecture allows to operate Timepix4 from any of the 3 peripheries:
  - i2C protocol
  - Custom Slow Control protocol
  - Interface to DAQ:
    - Through 3xTSVs
    - Through 2xWB
- Fast readout requires at least 1 serial link enabled in each edge periphery:
  - Serial links are highly configurable 40MBps  $\rightarrow$  10GBps





# 4-side buttable pixel arrangement




- Target to build **large area detectors** by combining smaller modules
- The through-silicon vias (TSVs) is the key technology for this paradigm shift

# Expected Timepix4 Yield




\*Based in the foundry yield model for perfect dies




# Timepix4 Pixel Schematic



# Pixel Operation in TOA & TOT [DD]



- The Timepix4 chip front-end has to be versatile in order to be used:
  - With different types of sensors:
    - Bipolar detection and  $<10\text{nA}$  leakage currents (high-Z materials)
  - In tracking and as well in imaging:
    - **Imaging at high rates** (e.g. synchrotrons) imposes a minimum pulse width. In order to be at the state of the art in terms of rate capability, the dead time of the front-end should be smaller than  $\sim 200\text{ns}$ .
    - **Tracking applications** impose an input jitter in the front-end below  $50 \text{ ps}_{\text{rms}}$  (time bin 195 ps)
- FE architecture follows the “classic” Medipix approach (Krummenacher FE)
  - Gain adjustment (log gain in hole collection)
  - Improved for low jitter and fast count-rate when required → power




# Timepix4 Slow control and Readout

- Timepix4 has separated readout and control data paths
- **Slow control (SC):**
  - Protocols:
    - I2C protocol
    - Custom serial slow control protocol (< 40 MHz)
  - Slow control operation can be done from any of the 3 available peripheries
  - Registers:
    - Pixel matrix configuration > 2 Mb (8-bit/pixel + 24-bit/spgroup)
    - Peripheral registers (DAC settings, operation modes, e-fuses, ....)
- **Data readout (DAQ):**
  - Each half matrix readout through its correspondent edge periphery
    - 8 serializers in each periphery with < 81.92 Gbps
  - Uses a 64/66b standard protocol
  - Zero-suppressed and data driven readout → 64-bit data packet/hit
    - TOA/TOT mode
    - 24b data-driven Photon Counting (PC) mode
  - Full frame with Continuous-Read-Write (CRW):
    - 8-bit or 16-bit Photon Counting (PC) mode

# Timepix4 Readout Modes : Data-Driven

- Zero-suppressed continuous data-driven
  - Output bandwidth from 40 Mbps (2.6 Hz/pixel) to 160 Gbps (10.8 KHz/pixel)
  - Uses 64b/66b standard encoding communication protocol



SPEC: Packet specifications ToA/ToT				
Name	Width	MSB	LSB	Bits
Top	1	63	63	[63:63]
EoC	8	62	55	[62:55]
SP	6	54	49	[54:49]
Pixel	3	48	46	[48:46]
ToA	16	45	30	[45:30]
ufToA_start	4	29	26	[29:26]
ufToA_stop	4	25	22	[25:22]
fToA_rise	5	21	17	[21:17]
fToA_fall	5	16	12	[16:12]
ToT	11	11	1	[11:1]
Pileup	1	0	0	[0:0]

Energy: 21 bits {

Address: 18 bits

Time: 29 bits

# Timepix4 Readout Modes : Frame-based

- Full frame readout with continuous read-write (CRW):
  - No zero-suppressed → no pixel address sent
  - 8-bits or 16-bit counter depth
  - Uses 64b/66b standard encoding communication protocol
  - Frame rate limited by bandwidth:
    - **16-bit @ 8Ghits/mm<sup>2</sup>/s > 1.28 Gbps → ~370 fps up to 44.6 Kfps @ 163.84 Gbps**
    - **8-bit @ 1Ghits/mm<sup>2</sup>/s > 20.48 Gbps → ~11.8 Kfps up to 89.2 Kfps @ 163.84 Gbps**

16-bit frame



Name	Width	MSB	LSB	Bits
Pixel 3/7	16	63	48	[63:48]
Pixel 2/6	16	47	32	[47:32]
Pixel 1/5	16	31	16	[31:16]
Pixel 0/4	16	15	0	[15:0]

8-bit frame

Name	Width	MSB	LSB	Bits
Pixel 7	8	63	56	[63:56]
Pixel 6	8	55	48	[55:48]
Pixel 5	8	47	40	[47:40]
Pixel 4	8	39	32	[39:32]
Pixel 3	8	31	24	[31:24]
Pixel 2	8	23	16	[23:16]
Pixel 1	8	15	8	[15:8]
Pixel 0	8	7	0	[7:0]



# On-pixel TDC simulations → TOA resolution

- Threshold set at 500 e<sup>-</sup> and FE with ENC 60 e<sup>-</sup><sub>rms</sub>




# On-pixel TDC simulations → TOT resolution

- $Q_{in} = 1.2 \text{ Ke}^-$ ,  $RZ=25\text{ns}/\text{Ke}^-$  and FE with ENC  $60 \text{ e}^-_{rms}$





- Timepix4 TOT measurement dominated by ENC and not by sampling error:
- $\sim 700 \text{ e}^-$  FWHM in Si Sensor @ENC  $60 \text{ e}^-_{rms}$




# Digital (dynamic) Power Consumption [data-driven]


- Simulated power consumption density to be ~20 % less of Timepix3:
  - Digital power consumption 25% less
    - Improved pixel matrix clock distribution (DDLL)
    - 130nm → 65nm
  - Analog consumption is ~5% more
    - Minimize jitter → < 50ps<sub>rms</sub>
    - Compensate increase in input capacitance




# Timepix4 (2019)

<b>Pixel size</b>	55 x 55 $\mu\text{m}$
<b>Array</b>	512 x 448
<b>Pixels</b>	229376
<b>APLL</b>	19
<b>ADLL</b>	16
<b>10 Gbps serializers</b>	16
<b>On-pixel VCO</b>	28672
<b>dDLL Columns</b>	448
<b>Biasing DACs</b>	13
<b>ADC</b>	1
<b>Transistors in pixel</b>	$\sim$ 6000
<b>Transistors in chip</b>	$\sim$ 1.5 bn







24700 µm



29960 µm




↓

# Conclusions

- Timepix4 is the new particle-tracker and photon counting hybrid pixel detector designed with the support of the Medipix4 collaboration:
  - Large area hybrid pixel detector with **6.93 cm<sup>2</sup>** sensitive area
  - 4-side buttable with **<0.5% dead area** (not sensitive)
  - TOA: **23-bit dynamic range (1.6ms) with 195 ps LSB**
  - TOT: **15-bit dynamic range with 60-100 e- LSB**
  - PC: **8-bit or 16-bit CRW up to 8\*10<sup>9</sup> hits/mm<sup>2</sup>/s**
  - **Very configurable architecture** to accommodate a large number of different applications
- Total design time of ~3 years with 9 engineers → ~13 year FTE
- Timepix4 was submitted to fabrication on the 7th of November
- First tests in the coming days @ Nikhef

# Thank you !




- More detailed information in: <https://indico.cern.ch/event/788037/>
- <http://medipix.web.cern.ch/>


# SPARE

# Analog (static) power supply distribution


	Total I (chip)		1 WB	2 WB	3 TSV
<b>Nominal Analog Power</b> [10 $\mu$ A/pixel]	$\sim$ 2300 mA	$V_{drop}$ [max-min]	<b>68 mV</b>	<b>19.6 mV</b>	<b>6.9 mV</b>
		I <sub>max</sub> pad	<b>118 mA</b>	<b>60 mA</b>	<b>57 mA</b>
<b>Low Analog Power</b> [1 $\mu$ A/pixel]	$\sim$ 230 mA	$V_{drop}$ [max-min]	<b>6.8 mV</b>	<b>1.96mV</b>	<b>0.69mV</b>
		I <sub>max</sub> pad	<b>11.8 mA</b>	<b>6 mA</b>	<b>5.7 mA</b>



1 WB



2 WB



3 TSV