

Physikalisches Institut

# SCALABLE READOUT SYSTEM: UPDATES OF THE VMM HYBRID FIRMWARE

# Patrick Schwäbig

RD51 Mini-Week, 2/10/2020




- The VMM
- The Scalable Readout System
- Speed-up of data transfer between VMM and FPGA
- Improved storage of VMM configuration on the FPGA
- Summary



- Front-end ASIC for tracking detectors (DOI:10.1109/NSSMIC.2012.6551184)
- Current version: VMM3a (ATL-MUON-PROC-2019-010)
- Highly flexible, large range of configuration parameters
- 64 channels
- Continuous readout at high rates, low electronic noise
- Single channel: Can handle hit rate of up to 4 MHits/s
- Used for Micromegas and sTGC detectors of the ATLAS New Small Wheel (NSW)
- Will also be used at various other experiments e.g. for the NMX instrument at ESS in Lund, Sweden



- Versatile read-out system
- Scalable from a few dozen to many thousand channels
- Compatible with different front-end ASICs
- Implemented: APV25 and VMM (since 2018, DOI: 10.1016/j.nima.2018.06.046)





FPGA/

FPGA/

FPGA/ ICs

FPGA/

ASIC

FPG


lash me

#### THE SRS AND THE VMM

Data transfer between VMM and FPGA (Spartan-6):


- 38 bits of data per hit
- Two data channels per VMM
- VMM: Up to 200 MHz DDR supported
- FPGA: Currently 160 MHz DDR supported
- 200 MHz DDR would allow 800 Mb/s data transfer
- But: Was unstable in previous tests






## Data transfer:

- FPGA sends tokens on **CKTK**
- If VMM has data, raises flag after token on DATA0
- FPGA starts data clock on **CKDT**
- VMM sends data on **DATA0** and **DATA1**, 19 bits each




## Data transfer:

- FPGA sends tokens on **CKTK**
- If VMM has data, raises flag after token on DATA0
- FPGA starts data clock on CKDT
- VMM sends data on **DATA0** and **DATA1**, 19 bits each



## Data transfer:

- FPGA sends tokens on CKTK
- If VMM has data, raises flag after token on DATA0
- FPGA starts data clock on **CKDT**
- VMM sends data on **DATA0** and **DATA1**, 19 bits each




## Data transfer:

- FPGA sends tokens on CKTK
- If VMM has data, raises flag after token on DATA0
- FPGA starts data clock on CKDT
- VMM sends data on **DATA0** and **DATA1**, 19 bits each



#### **SPEEDING UP DATA TRANSFER BETWEEN VMM AND FPGA**



## CKDT frequency:

- VMM: up to 200 MHz DDR supported
- FPGA: Currently 160 MHz DDR supported
- Tests showed: VMM could not keep up with 200 MHz DDR (random bits sent twice)
- Problem verified (for our operating parameters) by VMM designer
- But: 180 MHz DDR works!

## Aim: Reduce transfer time as far as possible

- Reduce time between flag and starting of CKDT
- Reduce time between end of CKDT and next token
- Shorter tokens



#### DATA TRANSFER - OLD FIRMWARE (160 MHZ DDR)

| B    | C2<br>t: -314.380 ns   |  |                     | -<br>t: -14.151 ns  |               |   |
|------|------------------------|--|---------------------|---|---------------|---|
|      | v: 58.300 mV           | Δt: 300.229 ns   | 1/Δt: 3.33 MHz      | v: 455.960 mV   |               |   |
|      |                        | Δv: 397.660 mV   | Δv/Δt: 1.32 MV/s    |   |               |   |
| I    | · · · · · · · ·        |  |                     |   |               |   |
|      | ,                      |  |                     |   |               |   |
|      |                        |  |                     |   |               |   |
|      | СКТК                   |  |                     |   |               |   |
|      |                        |  |                     |   |               |   |
|      | harring                |  |                     | میراندان با میراند از انتخاب میراند و افغانی از این از میراند از انتخاب از از این از این از این از این از این<br>بر از این از | <b>e</b>      |   |
|      |                        |  |                     |   |               |   |
|      |                        |  |                     |   |               |   |
|      |                        |  |                     |   |               |   |
|      |                        |  |                     |   |               |   |
|      |                        |  | በ በ በ በ በ በ ለ ለ ለ ለ | <u> </u>  | LA A 👘        |   |
|      | CKDT                   | All and a start of the start of |                     | VVVVVVVVV   | $\mathbb{V}$  | ~ |
| - ,6 |                        |  |                     | ··》··》·书·书·1··A··A··A··A··A··A··A··A··A··A··A··A··  | * • · · · · · |   |
|      | · · · · ·              |  |                     |   |               |   |
|      |                        |  |                     |   |               |   |
|      |                        |  |                     |   |               |   |
| ns   | -280 ns -240 ns -200 n | is -160 ns   | -120 ns -80         | ns -40 ns   | 0 s           |   |

## CKTK

UNIVERSITÄT BONN

C2

|       | t: -166.783 ns<br>v: 86.240 mV | Δt: 166.819 ns<br>Δv: 196.010 mV   | 1/Δt: 5.99 MHz<br>Δv/Δt: 1.17 MV/s | t: 36.613 ps<br>v: 282.250 mV               |                     |
|-------|--------------------------------|--|------------------------------------|---|---------------------|
|       |                                |  |                                    |   |                     |
|       | *******                        |  |                                    |   | eteritera etainette |
|       |                                |  |                                    |   |                     |
| , dig | <b>•</b>                       | <b>4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4</b> 4 | and a state of the second second   | ajı an pışışı <sup>l</sup> ıru anlıru palır |                     |
|       |                                |  |                                    |   |                     |
|       |                                |  |                                    | MAAAAA .                                    | к                   |
|       |                                | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   | ar y manada a fa fa                | VVVVVV                                      | M. Plantager. A     |
|       |                                |  |                                    |   |                     |
|       | -160 ns                        |  | -80 ns -4                          | <br>40 ns 0                                 | s                   |

DATA TRANSFER - NEW FIRMWARE (180 MHZ DDR)

C2 [A]

## CKDT




160 MHz DDR, old firmware: about 300 ns 180 MHz DDR, new firmware: about 167 ns

→ Nearly halved transfer time

Other features:


- CKDT can be changed (using PLL DRP feature of Spartan-6) 180 MHz, 90 MHz, 45 MHz, 22.5 MHz (SDR and DDR)
- Compensation for data shifts

   e.g. due to process variations, CKDT change etc.:
   auto-calibration using test pulses (work in progress)



Multiple leading '1', shifted depending on phase between SerDes and data

- affected by delay between token and flag
- time between recognizing flag and start of CKDT



Multiple leading '1', shifted depending on phase between SerDes and data

- affected by delay between token and flag
- time between recognizing flag and start of CKDT

UNIVERSITÄT BONN

## **AUTO-CALIBRATION (WORK IN PROGRESS)**


## Where does the data really start?


Old firmware:

- counters with different frequencies
- for each CKDT frequency setting a set of conditions which counter must have which value

New firmware:

- send test pulse on a single channel, e.g. channel 0
- where does the first '0' occur?
- infer data shift from this information
- apply this shift to all incoming data





Scalable Readout System: Updates of the VMM Hybrid firmware, Patrick Schwäbig, RD51 Mini-Week

UNIVERSITÄT BONN

## **AUTO-CALIBRATION (WORK IN PROGRESS)**

## Where does the data really start?

Old firmware:

- counters with different frequencies
- for each CKDT frequency setting a set of conditions which counter must have which value

New firmware:

- send test pulse on a single channel, e.g. channel 0
- where does the first '0' occur?
- infer data shift from this information
- apply this shift to all incoming data

19 ck 19 bit (flag,a0,a2,a4,p0,...,t18) 19 bit (thr,a1,a2,a5,p1,...,t19)

Channel number



- Configuration bits for the VMM (about 1.7K each) sent from FEC to FPGA
- FPGA forwards configuration to VMM
- Old firmware: stores configuration in FPGA logic (2 vectors, 1.7Kbit each)
- New firmware: stores configuration in Block RAM

|                                   | Old firmware | New firmware |
|-----------------------------------|--------------|--------------|
| Number of used<br>Slice Registers | 4,547 (24%)  | 1,205 (6%)   |
| Number of used<br>Slice LUTs      | 9,112 (42%)  | 1,574 (17%)  |



→ Implemented updates for the VMM Hybrid firmware

For this: tested supported VMM data rates 180 MHz at double data rate seems to be maximum

- Rewrote the code responsible for receiving data
- Reduced data transfer time per hit from 300 ns to 167 ns
- CKDT frequency can be changed using the PLL DRP
- Possible shifts in data avoided by auto-calibrating with test pulse
- Storing VMM configuration in Block RAM, saving a large fraction of resources



# **Thanks for your attention!**

**Questions?**