


Towards minimum material trackers for HEP experiments at upgraded luminosities


L. Gonella, F. Hügging, N. Wermes - Physikalisches Institut Uni Bonn
Pixel 2010, Grindelwald, 09/09/2010

Low material @ (S)LHC: a challenge for trackers

- ▶ ATLAS pixel detector @LHC: **3.5% X₀** per layer^(*)
 - ▶ Stave structure: 1.47% X₀
 - ▶ Services: 0.92% X₀
 - ▶ Services also dominate the material budget @ large η
 - ▶ Main contribution comes from power cables
- ▶ Insertable B-Layer (**IBL**): current estimate **1.5% X₀**
- ▶ ATLAS pixels @ Super LHC (**SLHC**): **$\leq 2\%$ X₀**



ATLAS inner det. material distribution (incl. IBL)




Current IBL material distribution estimation

^(*) all x/X₀% numbers in the talk are given per pixel layer

Material reduction strategy


- ▶ Address known sources of material
 - ▶ Reduction of stave structure material
 - ▶ CC foam
 - ▶ Less massive (and more efficient) powering scheme
 - ▶ Serial powering
 - ▶ DC-DC conversion
 - ▶ Light services, especially in active area
 - ▶ Al flex cables
 - ▶ Through Silicon Via (TSV)
 - ▶ Prevent new significant contributions to the material budget
 - ▶ Electronics
 - ▶ Thin FE chip
-
- ```
graph LR; Bonn[Work ongoing in Bonn] --> Serial[Serial powering]; Bonn --> Al[Al flex cables]; Bonn --> TSV[Through Silicon Via (TSV)]; Bonn --> FE[Thin FE chip];
```

# Thin FE chip



- ▶ Current flip chip technique: IZM solder SnAg
- ▶ Chip bow during flip chip
  - ▶ Due to CTE mismatch between Si bulk and metals
  - ▶  $\sim 1/d^3$ ,  $d$  = chip diagonal
- ▶ New techniques using **handle-wafers** during flip chip and lift-off after flip chipping are needed
  - ▶ 3 methods studied so far with IZM Berlin


**Bow profile along a diagonal**



# First investigations and problems

- ▶ First two methods used resp. a **wax** and a **Brewer glue** for carrier bonding
- ▶ Not successful
  - ▶ thinning ok, but **chips bent up** at the corners, opposite to the End Of Column region
  - ▶ **Bump bonds do not connect** in this area




1st method: wax



ATLAS pixel module with **90 μm** thick FE-I2

2nd method: Brewer glue

**2x2 FE-I3 array = 66% FE-I4, 90 μm**, on dummy sensor



# Polyimide method

Process steps:

thinning of FE wafer

Mounting on glass carrier wafer using polyimide glue

Bumping process on FE frontside

Dicing of FE wafer and carrier wafer package

FE flip chip bonding to sensor tile

Laser exposure of chip backside


Carrier chip detach



Glass carrier on Si testchip before laser exposure\_25x





Glass carrier on Si testchip after laser exposure\_25x



2x2 FE-I2 array, 90um, on dummy sensor

Cross section cut of first column → **all bumps are connected!!!**




# Results of electrical tests



Normal threshold behavior = unconnected bumps

All bumps  
connected in  
“critical” area...


..and across the chip



Some disconnected  
bumps close to the End  
of Column region →  
**Handling problems  
during wire bonding**





Polyimide method works. Chosen thinning method for the  
**FE-I4 thin chip modules prototyping** program →  
FE-I4 will be **16.8 x 20.2mm<sup>2</sup>, 90μm thick**



# Serial powering

- ▶ Allows transmitting power at low currents and high voltages
  - ▶ A chain of  $n$  modules is powered in series by a constant current  $I$
  - ▶ Current to voltage conversion is performed locally (on chip/module) by regulators
- ▶ Key facts
  - ▶  $I$  scales of a factor  $n$ , wrt parallel powering
  - ▶  $V_{\text{drop}}$  is limited only by the power density and the current source output voltage capability

→ Low  $I$  + high  $V_{\text{drop}}$  tolerance =  
reduced power cable cross section



# LV cables $x/X0\%$ : SP vs. DC-DC

Direct powering with DC-DC conv  $\rightarrow$  fixed  $V_{\text{drop}}$  between  $V$  source and converter  
@SLHC: 0.2V on stave, 0.8V on Type I services

## Active area

DC-DC conv:  $V_{\text{drop}} = 0.2\text{V}$


$\rightarrow P_{\text{cable}} = 5.56\% P_{\text{tot}}$

$\rightarrow$  LV cables: **0.1%  $X0$**

SP @  $P_{\text{cable}} = 5.88\% P_{\text{tot}}$

$\rightarrow$  LV cables = **0.014%  $X0$**

$\rightarrow$  **~85% less material**



## Large $\eta$

DC-DC conv:  $V_{\text{drop}} = 0.8\text{V} \rightarrow$  LV cables: **2827.2mm<sup>2</sup>** x-section

SP @  $V_{\text{drop}} = 0.8\text{V} \rightarrow$  LV cables = **684mm<sup>2</sup>** x-section



**$x/X0\% \text{ SP} = 0.25 x/X0\% \text{ DC-DC}$**

# Serial powering proof of principle (2005)

(D.B.Ta et al, NIMA 557 (2006) 445-459)






- ▶ Half stave of the current ATLAS pixel detector powered in series
  - ▶ No performance degradation due to powering scheme, in particular wrt noise pickup




# ... cont'd work... serial powering for SLHC

- ▶ New regulator concept targeting serial powering application developed: Shunt-LDO
  - ▶ 2 prototypes confirmed working principle and good performance
    - ▶ Tested as a single chip and in a serial powering chain with the pixel stave emulator
  - ▶ 2 Shunt-LDOs integrated in FE-I4
- ▶ FE-I4 LVDS receiver design w/ self biased inputs for AC-coupling
- ▶ Protection scheme is proposed
  - ▶ Main element: Module Protection Chip
    - ▶ Features slow control and fast response





MPC slow ctrl simulation



Proof of principle **demonstrated feasibility and reliability.**  
Development of serial powering for SLHC is **entering system prototyping phase.**

# Light Al flex cables


- ▶ ATLAS pixels stave services are composed of
  - ▶ Module flex (Cu lines) + passive comp  $\rightarrow 0.38\% X_0$
  - ▶ Pigtail  $\rightarrow 0.05\% X_0$
  - ▶ Connector + PCB  $\rightarrow 0.16\% X_0$
  - ▶ Type0 cables (Cu lines)  $\rightarrow 0.28\% X_0$




- ▶ Lighter alternative for services in active area: flex cables with Al traces
  - ▶  $X_0(\text{Al})$  factor 6 smaller than  $X_0(\text{Cu})$
  - ▶ Connection can be done via wire bonds or tab bonding, no need for connectors
- ▶ For IBL  $\rightarrow$  stave services with Al flex

# Al flex for IBL

- ▶ A stack of single sided Al flex running on the back of the stave
- ▶ Connection to the modules is done via wings, tab bonded to the flex



Module flex + pass. comp → stay  
 Connector + PCB → wire bonds  
 Pigtail → wing  
 Type 0 cables → Al Flex



$0.38\% \times 0 \rightarrow 0.27\% \times 0$

$0.16\% \times 0 \rightarrow \text{negligible}$

$0.05\% \times 0 \rightarrow 0.01\% \times 0$


$0.33\% \times 0 \rightarrow 0.12\% \times 0$

$0.92\% \times 0 \rightarrow \sim 0.40\% \times 0$

# Electrical and mechanical tests

Data Source: MATH1  
SSC: Off  
Phase Reference: None  
Data Rate: 160 Mbps  
Pattern: 10230 bits  
Sample Count: 1.06 M  
Filter: None  
Channel: None  
Equalizer: None

| Jitter (Decision Threshold: 173.43 uV) |            | Noise (Sampling Phase: 0 UI) |             |
|----------------------------------------|------------|------------------------------|-------------|
| <b>Random Jitter</b>                   |            | <b>Random Noise</b>          |             |
| RJ (RMS)                               | = 31.23 ps | RN (RMS)                     | = 5.07 mV   |
| RJ(h) (RMS)                            | = 23.07 ps | RN(v) (RMS)                  | = 5.07 mV   |
| RJ(v) (RMS)                            | = 21.05 ps | RN(h) (RMS)                  | = 2.18 uV   |
| <b>Deterministic Jitter</b>            |            | <b>Deterministic Noise</b>   |             |
| DJ                                     | = 1.61 ns  | DN                           | = 180.79 mV |
| DDJ                                    | = 1.44 ns  | DDN                          | = 180.10 mV |
| DCD                                    | = 44.79 ps | DDN(level 1)                 | = 161.42 mV |
| DDPWS                                  | = 1.40 ns  | DDN(level 0)                 | = 167.67 mV |
| PJ                                     | = 10.40 ps | PN                           | = 983.34 nV |
| PJ(h)                                  | = 10.40 ps | PN(v)                        | = 0 V       |
| PJ(v)                                  | = 0 s      | PN(h)                        | = 983.34 nV |
| <b>Total Jitter @ BER</b>              |            | <b>Total Noise @ BER</b>     |             |
| TJ (1E-12)                             | = 1.93 ns  | TN (1E-12)                   | = 241.29 mV |
| Eye Opening (1E-12)                    | = 4.32 ns  | Eye Opening (1E-12)          | = 330.43 mV |
|                                        |            | Eye Amplitude                | = 571.72 mV |
| <b>Dual Dirac</b>                      |            | <b>SSC Modulation</b>        |             |
| RJ(d-d)                                | = 39.16 ps | Magnitude                    | = 0 ppm     |
| DJ(d-d)                                | = 1.38 ns  | Frequency                    | = 0 Hz      |




Eye diagram for signal on flex and 6m Type I cables:

160Mbps, 8b10b encoded prbs

Eye amplitude ~570mV → **OK**


Total jitter 4.32ns → **OK**



Bending tests (preliminary)

Bending radius 0.5mm

No cracks visible → **OK**




Electrical and mechanical tests on first AI flex prototypes for IBL show good performance.

**Final prototype design** targeting IBL stove services specs is being designed.

# Module concepts with TSV


- ▶ TSV is a 3D interconnection technique that allows routing of signals on the FE backside → **direct connection of service flex on FE backside** (via wire bonding for instance)
  - ▶ Less material: no need for wings, module flex, connectors
    - ▶ Using the IBL as an example (note: TSV will not be used for the IBL!): Al flex + wire bonds + pass. comp.: **~0.13%~~X0~~**
  - ▶ Easy interconnection scheme
- ▶ 2 processes studied so far with IZM Berlin: Straight Side Walls and Tapered Side Walls TSVs
  - ▶ Both working, tapered side walls TSVs faster process → preferred method for prototyping program
  - ▶ An **ATLAS pixel module** with **90µm thick FE-I2** and **tapered TSVs** with **simple backside metallization** is being build at IZM Berlin



# Tapered TSVs processing on ATLAS FE-I2

## Front side processing


Al pad opening by wet etching




BEOL SiO2 stack etching



Cu electroplating – interconnection plug to Al pad





Bump deposition and dicing




## Back side processing

Tapered side walls TSV



Backside redistribution



Ongoing

Thin chip!  
90µm



Process demonstrated on Monitor- and ATLAS FE-I Wafer → Prototyping of an ATLAS pixel module with 90µm thin FE-I2, Tapered TSVs, and simple backside metallization is ongoing with IZM Berlin. First samples expected in 04/2011

# Conclusions and Next Steps

---

- ▶ Possible ways of reducing material budget in trackers for HEP experiments at high luminosity are studied in Bonn, namely
  - ▶ Thin chips
  - ▶ Serial powering
  - ▶ Al flex cables & TSV
- ▶ The feasibility of all methods has been demonstrated and they are now entering the final prototyping phase
- ▶ Case study: upgrades of the ATLAS pixel detector
  - ▶ Thin chips:  $FE \propto 0.54\% \propto (400\mu m) \rightarrow 0.12\% \propto (90\mu m)$
  - ▶ Serial powering:
    - ▶ on stave: LV cables  $\propto SP \leq 15\%$  LV cables  $\propto DC-DC$
    - ▶ Type I services: LV cables  $\propto SP \leq 25\%$  LV cables  $\propto DC-DC$
  - ▶ Al flex (+TSV): stave services @LHC =  $0.92\% \propto \rightarrow$  @IBL =  $\sim 0.40\% \propto (\sim 0.13\% \propto)$