





# Towards minimum material trackers for HEP experiments at upgraded luminosities

L. Gonella, F. Hügging, N. Wermes - Physikalisches Institut Uni Bonn Pixel 2010, Grindelwald, 09/09/2010

### Low material @ (S)LHC: a challenge for trackers

- ATLAS pixel detector @LHC: 3.5% X0 per layer<sup>(\*)</sup>
  - Stave structure: 1.47% X0
  - Services: 0.92% X0
    - $\blacktriangleright$  Services also dominate the material budget @ large  $\eta$
    - Main contribution comes from power cables
- ► Insertable B-Layer (IBL): current estimate 1.5% X0
- ATLAS pixels @ Super LHC (SLHC): ≤2% X0





(\*) all x/X0% numbers in the talk are given per pixel layer


# Material reduction strategy

- Address known sources of material
  - Reduction of stave structure material
    - CC foam
  - Less massive (and more efficient) powering scheme
    - Serial powering
    - DC-DC conversion
  - Light services, especially in active area
    - Al flex cables
    - Through Silicon Via (TSV)


Work ongoing in Bonn

- Prevent new significant contributions to the material budget
  - Electronics
    - ► Thin FE chip

### Thin FE chip




190 $\mu$ m thick  $\rightarrow$  0.26%  $\times$ 0



350 - 400 $\mu$ m thick  $\rightarrow$  ~0.5% X0


- Current flip chip technique: IZM solder SnAg
- Chip bow during flip chip
  - Due to CTE mismatch between Si bulk and metals
  - $\sim 1/d^3$ , d = chip diagonal
- New techniques using handle-wafers during flip chip and lift-off after flip chipping are needed
  - 3 methods studied so far with IZM Berlin



### First investigations and problems

- First two methods used resp. a wax and a Brewer glue for carrier bonding
- Not successful
  - thinning ok, but chips bent up at the corners, opposite to the End Of Column region
  - Bump bonds do not connect in this area


1st method: wax




ATLAS pixel module with 90 µm thick FE-I2

2nd method: Brewer glue


**2x2 FE-I3** array = **66% FE-I4**, **90** 



### Polyimide method




### Results of electrical tests



### Serial powering

- Allows transmitting power at low currents and high voltages
  - A chain of n modules is powered in series by a constant current I
  - Current to voltage conversion is performed locally (on chip/module) by regulators
- Key facts
  - I scales of a factor n, wrt parallel powering
  - V<sub>drop</sub> is limited only by the power density and the current source output voltage capability



# LV cables x/X0%: SP vs. DC-DC

Direct powering with DC-DC conv  $\rightarrow$  fixed  $V_{drop}$  between V source and converter @SLHC: 0.2V on stave, 0.8V on Type I services

#### **Active** area

DC-DC conv: Vdrop = 0.2V


 $\rightarrow$  P<sub>cable</sub> = 5.56% P<sub>tot</sub>

 $\rightarrow$  LV cables: 0.1% X0

 $SP @ P_{cable} = 5.88\% P_{tot}$ 

 $\rightarrow$  LV cables = 0.014% X0

→ ~85% less material



Large η

DC-DC conv:  $V_{drop} = 0.8V \rightarrow LV$  cables: 2827.2mm<sup>2</sup> x-section

SP @ $V_{drop} = 0.8V \rightarrow LV$  cables = 684mm<sup>2</sup> x-section

x/X0% SP = 0.25 x/X0% DC-DC

# Serial powering proof of principle (2005)

(D.B.Ta et al, NIM A 557 (2006) 445-459) mod6 mod5 Half stave of the current ATLAS pixel detector powered in series Switchable load to No performance degradation due to powering induce noise scheme, in particular wrt noise pickup 500 450 max: mod3 400 400e 350 max: max mod5 mod3 300 205e<sup>-</sup> 195e 210 250 200 200 mod2 190 150 180  $10^3 \quad 10^4 \quad 10^5$ 170 Frequency [Hz] 160 150 mod1 140 10<sup>6</sup> 10<sup>7</sup> 10<sup>8</sup> 10<sup>9</sup>  $10^{-1}$   $10^{0}$   $10^{1}$   $10^{2}$   $10^{3}$   $10^{4}$   $10^{5}$   $10^{6}$   $10^{7}$   $10^{8}$   $10^{5}$ 10° 10<sup>1</sup> 10<sup>2</sup> 10<sup>4</sup> 10<sup>5</sup> 10<sup>3</sup> Frequency [Hz] Frequency [Hz]

210

200


190

150

140


### ... cont'd work... serial powering for SLHC

- New regulator concept targeting serial powering application developed: Shunt-LDO
  - 2 prototypes confirmed working principle and good performance
    - Tested as a single chip and in a serial powering chain with the pixel stave emulator
  - 2 Shunt-LDOs integrated in FE-I4
- FE-I4 LVDS receiver design w/ self biased inputs for ACcoupling





- Main element: Module Protection Chip
  - Features slow control and fast response




Proof of principle demonstrated feasibility and reliability.


Development of serial powering for SLHC is entering system prototyping phase.

### Light Al flex cables

- ATLAS pixels stave services are composed of
  - Module flex (Cu lines) + passive comp → 0.38% X0
  - ▶ Pigtail  $\rightarrow$  0.05% X0
  - ► Connector + PCB  $\rightarrow$  0.16% X0
  - Type0 cables (Cu lines) → 0.28% X0









- Lighter alternative for services in active area: flex cables with Al traces
  - X0(Al) factor 6 smaller than X0(Cu)
  - Connection can be done via wire bonds or tab bonding, no need for connectors
- For IBL → stave services with Al flex

### Al flex for IBL

- A stack of single sided Al flex running on the back of the stave
- Connection to the modules is done via wings, tab bonded to the flex






Module flex + pass. comp → stay Connector + PCB → wire bonds Pigtail → wing Type 0 cables → Al Flex


$$0.38\% \times 0 \rightarrow 0.27\% \times 0$$
  
 $0.16\% \times 0 \rightarrow \text{negligible}$   
 $0.05\% \times 0 \rightarrow 0.01\% \times 0$   
 $0.33\% \times 0 \rightarrow 0.12\% \times 0$   
 $0.92\% \times 0 \rightarrow \sim 0.40\% \times 0$ 

### Electrical and mechanical tests




Eye diagram for signal on flex and 6m Type I cables:

160Mbps, 8b10b encoded prbs Eye amplitude  $\sim$ 570mV  $\rightarrow$  OK Total jitter 4.32ns  $\rightarrow$  OK



Bending tests (preliminary) Bending radius 0.5mm No cracks visible  $\rightarrow$  OK







Electrical and mechanical tests on first Al flex prototypes for IBL show good performance. Final prototype design targeting IBL stave services specs is being designed.

### Module concepts with TSV

- TSV is a 3D interconnection technique that allows routing of signals on the FE backside → direct connection of service flex on FE backside (via wire bonding for instance)
  - Less material: no need for wings, module flex, connectors
    - Using the IBL as an example (note: TSV will not be used for the IBL!): Al flex + wire bonds + pass. comp.: ~0.13%X0
  - Easy interconnection scheme
- 2 processes studied so far with IZM Berlin: Straight Side Walls and Tapered Side Walls TSVs
  - ▶ Both working, tapered side walls TSVs faster process → preferred method for prototyping program
  - An ATLAS pixel module with 90μm thick FE-I2 and tapered TSVs with simple backside metallization is being build at IZM Berlin



### Tapered TSVs processing on ATLAS FE-I2



### Conclusions and Next Steps

- Possible ways of reducing material budget in trackers for HEP experiments at high luminosity are studied in Bonn, namely
  - Thin chips
  - Serial powering
  - Al flex cables & TSV
- The feasibility of all methods has been demonstrated and they are now entering the final prototyping phase
- Case study: upgrades of the ATLAS pixel detector
  - ► Thin chips: FE x/X0% = 0.54% X0 (400 $\mu$ m)  $\rightarrow$  0.12% X0 (90 $\mu$ m)
  - Serial powering:
    - ▶ on stave: LV cables x/X0% SP ≤ 15% LV cables x/X0% DC-DC
    - ▶ Type I services: LV cables x/X0% SP  $\leq 25\%$  LV cables x/X0% DC-DC
  - ► Al flex (+TSV): stave services @LHC =  $0.92\% \times 0 \rightarrow \text{@IBL} = \sim 0.40\% \times 0 (\sim 0.13\% \times 0)$